Valiosys links with TNI to 'lead' design and verification
Valiosys links with TNI to 'lead' design and verification
By Peter Clarke, EE Times UK
September 27, 2001 (10:59 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010927S0032
Continuing consolidation in the French EDA industry has created what is claimed to be one of the world's leading design and verification players. In June, Valiosys merged with Arexsys. Now Valiosys has merged with Techniques Nouvelle d'Informatique (TNI), creating TNI-Valiosys. This has resulted in a 70-person company with both product and expertise spanning formal verification, hardware-software co-design and computer aided software engineering. Marc Frouin, previously CEO of Valiosys, becomes CEO of the new company, while TNI's co-founders become general managers. Frouin says an extra $4m has been invested into TNI-Valiosys by a team of venture capital firms based around those that originally backed Arexsy and Valiosys. TNI-Valiosys claims to have expertise ranging from real-time object-oriented development languages, modelling, formal validation and code generation to system-on-chip design. The company's products include imProve-H DL, which combines elements of model checking and formal theorem proving, and is based on formal verification technology known as "linear programming validation". Since acquiring Arexsys, Valiosys has been shipping the Arexsys-developed ArchiMate, a design tool it claims can take a chip design from an early functional description to synthesisable HDL code. It supports C and VHDL languages, with SystemC 2.0 support expected. TNI's product line includes design tools for real-time and distributed systems software and design tools for industrial control command systems. Frouin said: "TNI's expertise in critical software engineering strengthens Valiosys' position as a supplier of semiconductor design and verification technologies, and enables us to become one of the world's leading companies in the field. There is an opportunity to bring the system application knowledge down to the co-design and semiconductor knowledge." Peter Clarke is European correspondent for US sister n ewspaper EETimes.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- TNI and Valiosys develops system level formal verification and co-design solutions.
- ARM links with Synopsys to boost synthesisable core programme
- Deal links formal verification to testbench generation
- Pivotal, UMC in foundry pact; Avanti links up on libraries
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost