Valiosys links with TNI to 'lead' design and verification
Valiosys links with TNI to 'lead' design and verification
By Peter Clarke, EE Times UK
September 27, 2001 (10:59 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010927S0032
Continuing consolidation in the French EDA industry has created what is claimed to be one of the world's leading design and verification players. In June, Valiosys merged with Arexsys. Now Valiosys has merged with Techniques Nouvelle d'Informatique (TNI), creating TNI-Valiosys. This has resulted in a 70-person company with both product and expertise spanning formal verification, hardware-software co-design and computer aided software engineering. Marc Frouin, previously CEO of Valiosys, becomes CEO of the new company, while TNI's co-founders become general managers. Frouin says an extra $4m has been invested into TNI-Valiosys by a team of venture capital firms based around those that originally backed Arexsy and Valiosys. TNI-Valiosys claims to have expertise ranging from real-time object-oriented development languages, modelling, formal validation and code generation to system-on-chip design. The company's products include imProve-H DL, which combines elements of model checking and formal theorem proving, and is based on formal verification technology known as "linear programming validation". Since acquiring Arexsys, Valiosys has been shipping the Arexsys-developed ArchiMate, a design tool it claims can take a chip design from an early functional description to synthesisable HDL code. It supports C and VHDL languages, with SystemC 2.0 support expected. TNI's product line includes design tools for real-time and distributed systems software and design tools for industrial control command systems. Frouin said: "TNI's expertise in critical software engineering strengthens Valiosys' position as a supplier of semiconductor design and verification technologies, and enables us to become one of the world's leading companies in the field. There is an opportunity to bring the system application knowledge down to the co-design and semiconductor knowledge." Peter Clarke is European correspondent for US sister n ewspaper EETimes.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- TNI and Valiosys develops system level formal verification and co-design solutions.
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data
- Cadence Unleashes ChipStack AI Super Agent, Pioneering a New Frontier in Chip Design and Verification
- ARM links with Synopsys to boost synthesisable core programme
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI