ZTE Leverages Altera Stratix II FPGAs to Deliver New TD-SCDMA Remote Radio Unit
Time-to-Market, Performance and Flexibility Benefits Are Key Factors in Industry First
San Jose, Calif. -- March 17, 2008 -- Altera Corporation today announced its Stratix® II FPGAs have been selected by ZTE for its new TD‑SCDMA Remote Radio Units (RRUs). In the ZTE RRU, the Stratix II device performs all major digital intermediate frequency (IF) functions.
With this announcement, Altera now has enabled all the major wireless air interface standards in production around the world. TD-SCDMA is the third-generation (3G) mobile telecommunications standard for China, and has been adopted by the 3GPP standards body. The growth of the standard has led to increased interest and participation across the telecommunications industry. In addition, RRUs will be widely used because of the smart antenna requirement in TD-SCDMA.
The ZTE RRU offering provides new heights of functionality and capability. The Altera® Stratix II device performs functions that would have required multiple ASSPs, providing board space, reliability and power consumption advantages. In addition, the Stratix II FPGA allows remote in-field hardware upgrades of the RRU, which is impossible with ASSPs.
“The combination of the Stratix II FPGA flexibility, power efficiency, and cost-effectiveness with Altera’s proven digital IF intellectual property provides us with a superior solution compared to fixed-function ASSPs,” said Qi Jun, TD-SCDMA chief engineer at ZTE. “Altera enabled us to meet our aggressive schedules and stay ahead of the competition, and also provided a compelling path for cost and power consumption optimization with their HardCopy ASIC.”
“The flexibility and performance of the Stratix II devices make them a great replacement for ASSPs,” said Arun Iyengar, senior director, Altera communication business unit. “We are excited about working with a leader in the fast-growing TD‑SCDMA market like ZTE. With an easy migration to HardCopy ASICs, Altera enables power, performance, flexibility and cost advantages that are unmatched by any other silicon vendor.”
For more information about Altera’s Stratix II FPGA family of devices, visit www.altera.com/products/devices/stratix2/st2-index.jsp. For more information about Altera’s HardCopy® ASICs, visit www.altera.com/products/devices/hardcopyii/hr2-index.jsp.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- Altera Releases CPRI v4.1 IP Core for Wireless Basestation and Remote Radio Head Design
- Lattice and Affarii Technologies Offer Complete Remote Radio Head Hardware Solution for Wireless Infrastructure
- Tata Elxsi, CommAgility, and Radiocomp collaborate to demonstrate LTE eNodeB Reference Architecture Using a MicroTCA and Remote Radio Head
- AccelerComm® Joins Open Compute Project Foundation Focusing on Evenstar Modular Open RAN Radio Unit Reference Design
Latest News
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud