Synopsys SiliconSmart Library Characterization Solution Achieves Certification for TSMC N5, N4 and N3 Advanced Processes
Technology Accelerates Delivery of Accurate, Signoff-Quality Libraries for Mobile, Consumer, AI and Automotive Applications
MOUNTAIN VIEW, Calif., Dec. 16, 2021 -- Synopsys, Inc. today announced its SiliconSmart® library characterization solution has achieved certification from TSMC for the foundry's N5, N4 and N3 process technologies. A part of the Synopsys Fusion Design Platform™, the SiliconSmart solution is equipped with needed enhancements to support cell library characterization at advanced nodes, accelerating successful digital implementation for mobile/5G, high-performance computing, artificial intelligence (AI), automotive, internet of things (IoT) networks and aerospace and defense applications.
"Certification of the SiliconSmart library characterization solution on our latest process technologies will provide our mutual customers with high confidence of achieving signoff accuracy and faster time-to-market through an accelerated path for TSMC N5, N4 and N3-based designs," said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. "Our longstanding collaboration with Synopsys is again supporting designers to meet the stringent power and performance requirements and quickly launch their differentiated products to market."
Library data accuracy has become essential to model increased design complexity at advanced nodes. At the same time, the scale of library characterization has increased many-fold to hundreds of PVT corners on tens of thousands of cores. Yet, synthesis, place-and-route, verification and signoff tools count on having precise model libraries that accurately represent timing, noise and power performance of digital and memory designs.
The SiliconSmart core engine delivers comprehensive library characterization as well as quality assurance capabilities tuned to produce Synopsys PrimeTime® signoff-quality libraries. Its speed and accuracy are essential, as process variability at advanced nodes require both to model effects on timing. SiliconSmart technologies use reference SPICE engines for faster characterization of advanced Liberty™ models used by the PrimeTime static timing analysis solution to account for effects in low-voltage FinFET processes that affect timing. The solution supports advanced industry-standard models including LVF (Liberty Variation Format).
"Customers are experiencing a 3x increase in compute demand from node to node, along with greater PVT combinations challenges," said Jacob Avidan, senior vice president, Synopsys Silicon Realization Group. "Our SiliconSmart library characterization solution with its core engine successfully provides high-quality, scalable solutions to address customers' design challenges. This certification is a result of our continued successful collaboration with TSMC on advanced nodes to deliver accurate, high-performing technologies, which will provide our mutual customers with the performance and productivity they need along with an accelerated path to silicon production."
Availability
The Synopsys SiliconSmart library characterization solution is now available. More information is available at: https://www.synopsys.com/implementation-and-signoff/signoff/siliconsmart.html
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Synopsys Unveils SiliconSmart ADV Cell Library Characterization Solution
- Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
- Synopsys and TSMC Streamline Multi-Die System Complexity with Unified Exploration-to-Signoff Platform and Proven UCIe IP on TSMC N3E Process
- Ansys Multiphysics Solutions Achieve Certification for TSMC's N3E and N4P Process Technologies
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations