Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
Expanding Decades of Collaboration Across Synopsys’ Full EDA Stack
SUNNYVALE, Calif., March 18, 2024 – Building on more than three decades of collaboration, Synopsys, Inc. (Nasdaq: SNPS) today announced it is working with NVIDIA to substantially accelerate chip design and advance automotive prototyping using the power of AI and accelerated computing. The announcement was made at the NVIDIA GTC global AI conference.
“Synopsys has a proud history of empowering engineering teams to solve previously unsolvable challenges, and now we’re taking that to the next level by harnessing the power of AI and accelerated computing,” said Sassine Ghazi, president and CEO of Synopsys. “Today, we’re presenting the performance potential across Synopsys’ leading full EDA stack supercharged by the NVIDIA GH200 Grace Hopper™ Superchip, along with new initiatives with NVIDIA to help maximize the capabilities of engineering teams working on technologies from silicon to automotive systems.”
Accelerating Synopsys’ Industry-Leading AI-Driven EDA Suite on NVIDIA GPUs
Synopsys is applying NVIDIA accelerated compute architectures, including the NVIDIA GH200 Grace Hopper Superchip, to achieve significant, projected runtime gains of up to 15X compared to current methods, across the full EDA stack spanning design, verification, simulation and manufacturing. Specifically:
- Synopsys VCS®: Industry’s highest-performance simulation and constraint solver engines accelerate functional verification workloads on NVIDIA GPUs. Using advanced Fine-Grained Parallelism (FGP) technology and massively parallelized graph evaluation enables users to find bugs earlier, faster and smarter.
- Synopsys Fusion Compiler™: Enables accelerated hybrid CPU/GPU performance scaling across digital placement, providing massive parallelization for compute-intensive exploration and optimization.
- Synopsys PrimeSim™: Accelerates SPICE simulation workloads by leveraging the power of NVIDIA GPUs. The heterogeneous, accelerated compute architecture enables the simulation of challenging circuits to achieve signoff with SPICE-level accuracy, reducing runtimes from days to hours.
- Synopsys Proteus™: Provides optical proximity correction software (OPC) for the acceleration of computational lithography, the largest workload in the semiconductor manufacturing process. Synopsys OPC software running on the NVIDIA cuLitho software library dramatically accelerates computational lithography workloads compared to current CPU-based methods.
“Our collaboration with Synopsys on generative AI and digital twins is central to the future design, automation and manufacturing of chips,” said Jensen Huang, founder and CEO of NVIDIA. “Synopsys’ EDA suite, together with NVIDIA’s accelerated computing architecture, demonstrates the gains that can be achieved for these exceptionally demanding industrial workloads.”
In addition, Synopsys and TSMC are going to production with NVIDIA cuLitho, a computational lithography platform, to accelerate manufacturing and push the limits of physics for the next generation of advanced semiconductor chips.
Collaborating to Advance Generative AI for Chip Design
Synopsys is extending its Synopsys.ai LLM-based capabilities, beginning with Synopsys.ai Copilot, to support NVIDIA AI and compute platforms, giving customers more flexibility to customize their data sets and enable air-gapped on-prem deployment. Synopsys.ai Copilot is an industry-first generative AI capability that is designed to help engineering teams accelerate time to market and address systemic complexity through the power of conversational intelligence.
Synopsys will utilize the NVIDIA AI Enterprise software platform, which includes NVIDIA NeMo™ framework, and NVIDIA NIM inference and NeMo Retriever microservices deployment containers. Synopsys customers will be able to deploy Synopsys.ai Copilot on air-gapped on-prem environments, leveraging the accelerated computing performance of NVIDIA DGX systems.
The Synopys.ai Copilot capability is currently available for early-access trials.
Transforming Automotive Design with Electronics and Environmental Digital Twins
The automotive industry is being transformed by digitalization and accelerated computing. Automotive design teams are now building and validating their products in the digital world before manufacturing them in the real world. Synopsys is collaborating with NVIDIA to integrate Synopsys’ leading electronics digital twin solutions with the NVIDIA Omniverse™ platform to reduce costs and time to market and improve the safety of software-defined and increasingly autonomous vehicles.
Synopsys systems software, virtual ECU and electronics digital twin fabric will be connected with Omniverse, a development platform for building interoperable 3D applications for industrial workloads. Synopsys’ virtual prototyping solutions provide automotive engineering teams with a digital twin of the electronic system of the car to enable the development, testing and validation of the car’s software and electronic systems. Omniverse delivers physically based visualization and simulation of environmental factors.
Together, these capabilities can provide engineering teams with a digital twin of both the vehicle electronics and the environment, allowing them to test and validate embedded software, safety and autonomy features well ahead of production. Synopsys expects to begin engaging with lead customers on the solution in the second half of 2024, with general availability expected in 2025.
About Synopsys
Catalyzing the era of pervasive intelligence, Synopsys, Inc. (Nasdaq: SNPS) delivers trusted and comprehensive silicon to systems design solutions, from electronic design automation to silicon IP and system verification and validation. We partner closely with semiconductor and systems customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. Learn more at www.synopsys.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- SiPearl Collaborates with NVIDIA on Enabling Accelerated Computing Solutions with European Microprocessor
- Market Leaders Collaborate with Synopsys to Realize Gains of Generative AI Across Synopsys.ai Full EDA Stack
- Synopsys' Silicon-Proven DesignWare DDR IP for High-Performance Cloud Computing Networking Chips Selected by NVIDIA
- NVIDIA to Acquire Arm for $40 Billion, Creating World's Premier Computing Company for the Age of AI
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers