SmartDV's DVCon China Exhibit to Showcase Extensive Verification IP Portfolio
Will Highlight New TileLink Verification IP for RISC-V Systems, SimXL Synthesizable Transactors for Emulation, FPGA Prototyping
SAN JOSE, CALIF –– April 10, 2019 –– SmartDV™ Technologies, the Proven and Trusted choice for Verification IP will highlight TileLink Verification IP for RISC-V based systems and SimXL, Synthesizable Transactors for accelerating system-level SoC testing on hardware emulators and FPGA prototyping platforms at DVCon China in Booth #110.
Also highlighted will be its large portfolio of Verification IP used at more than 120 leading networking, storage, wireless and memory companies, and support for all commercial simulators, emulators, formal tools and verification languages.
WHEN: Wednesday, April 17
WHERE: Crowne Plaza Hotel Century Park in Shanghai, China
About SmartDV
SmartDV™ Technologies, the Proven and Trusted choice for Verification IP, offers high-quality standard and custom protocol Verification IP supporting all simulation, emulation, formal verification tools and verification languages used in a coverage-driven chip design verification flow. Design groups worldwide rely on SmartDV’s Verification IP solutions developed by talented and experienced ASIC and SoC design verification engineers for verification of their networking, storage, automotive, bus, MIPI and display chip projects. The result is Proven and Trusted Verification IP used in hundreds of projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. Visit www.SmartDV.com to learn more.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- SmartDV Appoints HyperSilicon Exclusive Sales Representative in China
- SmartDV to Demonstrate TileLink Verification IP for RISC-V Based Systems, Smart ViPDebug Protocol Debugger at DVCon India
- SmartDV Heads to DVCon Europe to Showcase VIP Support for Verilator and TileLink, Demonstrate Smart ViPDebug Protocol Debugger
- SmartDV to Exhibit at SemIsrael Expo, ICCAD China 2019
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack