Sercos III Open Source Soft-Master Core Announced
May 6, 2015 -- Sercos International has announced that in cooperation with Bosch Rexroth a Sercos III Soft-Master core will be provided as open source software. By using a Sercos III Soft-Master, a Sercos III master device can be implemented without specific FPGAs or ASIC Sercos III hardware controller. Instead, a standard Ethernet controller is used and the Sercos III hardware functions are emulated in a host-based driver software. With this implementation approach, a sufficient real-time performance can be ensured for a large number of applications. If an Ethernet controller is used that operates with multiple queues and a telegram scheduler (e.g., the INTEL i210™), a synchronicity similar to that of a hardware-based master can be achieved.
Various prominent companies have already started to implement projects using the Sercos III Soft-Master in cooperation with Bosch Rexroth AG. After a controlled testing period, the Soft-Master will be made available under an open source license for general use in the software pool of Sercos International e.V. The license model will follow the one used for the Sercos III master library CoSeMa (Common Sercos Master; http://sourceforge.net/projects/cosema/), which has been available as open source since April 2009 and can be used for hardware-based as well as software-based master implementations.
”With the availability of the Sercos III Soft-Master implementation as open source it will become much easier for manufacturers to develop a Sercos III master and to benefit from future improvements and extensions of the software," says Peter Lutz, Managing Director of Sercos International. "Control systems can thus be designed to be simpler, more compact and at reduced costs. This is an increasingly important aspect, especially for the Asian market."
For more information, please visit Sercos International website.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- License-free, FPGA-based Single Chip Controller for Low Cost SERCOS III I/Os available
- Lattice Releases Sercos III Real-Time Industrial Ethernet Solution
- SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
Latest News
- KP Labs and Frontgrade Gaisler join forces to advance fault-tolerant computing for next-generation space missions
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Quintauris and IAR Join Forces to Advance Functional Safety Software for RISC-V Automotive Real-time Applications