TSMC's R&D chief sees 10 years of scaling
DylanMcGrath, EETimes
10/25/2011 2:45 PM EDT
Beyond 7-nm, the most pressing challenges to continued scaling will come from economics, not technology, Chiang said in a keynote address at the ARM TechCon event here Tuesday (Oct. 25).
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Solutions to CMOS scaling limits are appearing, conference hears
- AVR32-based SoC Offers High Throughput Solution for Compute-intensive Embedded Control Applications; Combines Two Ethernet MACs, 480 Mbps USB with On-chip PHY, LCD Controller with High throughput CPU, Dynamic Frequency Scaling
- Intel's Bohr sees at least 10 more years of scaling
- EDA vendors cashing in on move to FinFETs
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory