CAST Improves SDIO Host and NAND Flash Memory Controller Cores
— Silicon Intellectual Property (IP) provider CAST, Inc. today announced improvements to two solid state memory (SSD) controller cores:
- The SDIO Host Controller Core available now adds support for high-capacity SD, SDIO, and MMC memory cards; includes built-in content protection and encryption; and features Open Chip Protocol (OCP) or AMBA interfaces. See www.cast-inc.com/cores/sdio-host for details.
-
An enhanced NAND Flash Memory Controller Core available next month includes 4-, 8-, and now 16-bit error correction with the Bose, Chaudhuri, and Hocquenghem (BCH) algorithm—critical for Multi Level Cell (MLC) memories—and features ONFi standard compliance and an OCP interface. See www.cast-inc.com/cores/nandflash-ctrl for details.
The new SDIO and NAND Flash controller cores were developed by long-time CAST partner Evatronix SA in Poland. They are part of CAST’s memory and storage controller IP family, which also includes DDR, DDR2, SDRAM, and ATE/IDE IP cores. The competitive speed, area, and low-power characteristics of these cores have made them suitable for a variety of customer applications, including aerial reconnaissance, cellular phones, mobile multimedia devices, and wireless sensors.
About CAST, Inc.
CAST provides a broad range of popular IP cores and system IP for ASICs and FPGAs. Privately owned and operating since 1993, CAST has a reputation for high-quality IP products and industry-leading technical support. The company is headquartered near New York City, partners with IP developers around the world, and works with select sales consultants and distributors throughout Europe and Asia. Learn more at www.cast-inc.com.
Related Semiconductor IP
- SDIO Host Controller IIP
- SDIO Device Controller IIP
- SDIO Slave Controller
- SDIO to UART Controller
- SD / SDIO / MMC Host Controller
Related News
- Arasan Demonstrates World's First SD / SDIO Host Ver 2.00 IP Core with Advanced DMA
- Evatronix upgrades its SDIO Host Controller with the full support for CPRM, MMC 4.2, and SDIO specification rev. 2.0.
- Sierra Wireless licenses Arasan Chip System's SDIO Host controller IP core
- Aizyc announces silicon proven SDIO 3.0 Host IP Core
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale