Real Intent Unveils New Release of Ascent Lint for Early Verification of Digital Designs
Significant enhancements improve QoR, design team productivity
SUNNYVALE, Calif. – Sept. 12, 2013 – Real Intent, Inc., a leading provider of EDA software products today announced significant enhancements for users in the new 2013 version of its Ascent Lintproduct, the industry’s fastest and most accurate tool for early verification of digital designs. Ascent products find errors prior to Verilog or VHDL simulation, leading to improved quality of results (QoR) and higher design team productivity.
The new 2013 version of Ascent Lint delivers enhanced support for SystemVerilog, Verilog and VHDL languages, and improves ease of use in the GUI and low-noise reporting of design issues. A new integrated Emacs-mode feature enables users to view and manage all lint violations at each RTL source location for easier debugging. Users now can edit the source code, manage violations, and rerun Ascent Lint to view updated violations – all from within the Emacs editor.
“Our new 2013 release addresses the needs of our customers who are developing next-generation complex designs that can exceed 500M logic gates in size,” said Graham Bell, vice-president of Marketing at Real Intent. “It is a direct result of Real Intent experts working with industry leaders to define and implement next-generation rules – something our customers have asked for. The enhancements we are introducing today demonstrate our commitment to support design engineering teams with the industry’s best possible tools for early verification of digital designs.”
Further notable enhancements and new features for Ascent Lint include:
- 22 new lint rules that ensure design code quality and consistency for a wide range of potential issues
- A new CDC Readiness policy to ensure that the design is ready for Clock Domain Crossing analysis
- Extension of regular expression syntax to be Perl-compatible for more flexible processing
- Enhanced RTL analysis, processing and selection of source and library files
- Comparison of separate analysis reports to expose differences and changes
Availability
The new release of Ascent Lint is available immediately for download from the Real Intent web-site.
About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Real Intent Unveils New Release of Ascent Lint for Early Verification of Digital Designs
- Real Intent Sets a New Benchmark in Early Verification of Digital Designs with Release 2016.A of Ascent Lint
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project
- Calypto's Catapult Integrates with Real Intent's Ascent Lint for Reliable RTL Implementation Flow
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers