Open-Silicon to Present on Design-Lite at IP-SOC Days Event in Santa Clara
MILPITAS, Calif., April 20, 2011 -- Open-Silicon, Inc., a leading SoC design and semiconductor manufacturing company, announced today that its president and CEO, Dr. Naveed Sherwani, will present "Moving Toward Design-Lite for Innovation," at the Design And Reuse IP-SOC Days event in Santa Clara, CA.
Dr. Sherwani's presentation will examine the evolution of the EDA industry, from the adoption of third party IP for complex designs, to fab-lite, where chip fabrication was outsourced to specialized manufacturers, and now the current industry transition to the design-lite model. He will discuss the issues around innovation requirements coexisting with time-to-market pressures, and how companies are seeking new ways to maximize the return on their product investments. The presentation will review how design-lite enables a company's engineering team to focus on its core product roadmap, while utilizing the design capabilities of another company to build derivatives of those products and expand market reach.
What:
- Presentation: "Moving Toward Design-Lite for Innovation"
When/Where:
- 9:00 a.m. PDT, Tuesday, April 26, 2011
- Hilton Santa Clara, 4949 Great America Parkway, Santa Clara, CA 95054
About Open-Silicon, Inc.
Open-Silicon is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. In support of the industry trend towards collaborative engineering and design-lite, Open-Silicon offers SoC architecture, system design, physical design, low-level software, and high-quality semiconductor manufacturing services with one of the world's broadest partner ecosystems for IC development. For more information, visit Open-Silicon's website at www.open-silicon.com or call 408-240-5700.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Arasan Chip Systems a key sponsor of Design & Reuse's IP-SoC Days seminar in Bangalore
- Avant Technology Inc. Will Represent Cortus at D&R IP-SoC Days 2011 - Shanghai
- Open-Silicon To Present Technical Papers On SoC Architecture and Verification at IP-SOC 2013
- OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack