eMemory Offers eNVM IP in TSMC 80nm High-Voltage Technology
Hsinchu, Taiwan (Jul. 13, 2011)- Embedded non-volatile memory (eNVM) silicon intellectual property (SIP) vendor eMemory’s one-time programmable memory, NeoBit, has been qualified in TSMC’s 80nm high-voltage (HV) technology, and has been successfully incorporated in customers’ products of high-definition (HD) display driver ICs for next-generation smartphones. As mobile applications continue to evolve, HD displays will become an important feature a key differentiator for competitors in the smartphone industry.
NeoBit has demonstrated its usefulness as an OTP eNVM SIP solution in TSMC 80nm HV technology, providing HD display drivers with configurable parameter settings to calibrate on-screen colors and increase image sharpness for superior picture quality. More than 1.6 million, 8-inch equivalent wafers have shipped to TSMC customers with NeoBit technology inside.
“We are very pleased that with the advantage of TSMC’s 80nm high-voltage technology, eMemory can help customers create fully integrated smartphone HD display driver ICs with high reliability,” said Suk Lee, director of Design Infrastructure Marketing at TSMC. “The result is another successful example of how TSMC’s Open Innovation Platform helps our IP partners maximize innovation for their customers.”
Rick Shen, President of eMemory, stated: “By working closely with TSMC, we have been able to get a very enthusiastic response from customers, who are eagerly adopting our OTP solution in TSMC 80nm high-voltage technology. We will continue to provide our customers with leading-edge OTP solutions, satisfying the needs of the next generation of handset, consumer and communication electronics.”
Related Semiconductor IP
- NVM OTP in Huali (40nm, 28nm)
- NVM OTP in Tower (180nm, 110nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- NVM MTP in Samsung (130nm)
- NVM MTP in GF (180nm, 55nm)
Related News
- eMemory Won TSMC OIP Partner of the Year Award for the Outstanding Development of its NVM IP on Advanced Nodes
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
- M31 Launches USB4 IP for TSMC 5nm Process
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations