Mentor Graphics Questa and Veloce Verification Platforms Add Cache Coherency and Interconnect Performance for ARM AMBA 5 CHI and AMBA 4 ACE Designs
WILSONVILLE, Ore., June 3, 2013 —Mentor Graphics Corp. (NASDAQ: MENT) today announced that cache coherent interconnect subsystem verification has been added to the Questa® and Veloce® platforms. Engineering teams designing high-performance, distributed computing systems with ARM’s AMBA 5 CHI specification, or mobile applications devices with ARM’s AMBA 4 ACE specification, can now fully verify that the interconnect subsystems achieve maximum system-level performance and the distributed cache memories are coherent.
“Many teams in multi-core SoC design are moving to coherent interconnect architectures to gain a competitive advantage,” said Andy Nightingale, director, System IP Marketing, ARM. “We’re pleased that our collaboration with Mentor is providing verification platforms to facilitate the deployment of our mutual customers’ next-generation ARM-based solutions. ARM AMBA 5 CHI and AMBA 4 ACE specifications enable high performance, coherent SoC design functionality to be at the heart of the Questa and Veloce platforms.”
“Mentor’s multi-core, cache-coherent solution goes beyond traditional interconnect verification alternatives,” said Mark Olen, DVT division verification solutions manager, Mentor. “The Questa platform combines dynamic simulation, static formal, and system-level verification IP to fully verify cache coherent interconnect subsystem connectivity, functionality, and performance. The Veloce platform then lets engineers scale their environments and verify their coherent interconnect subsystems within the context of an entire system, including software.”
Engineering teams designing SoCs with ARM’s AMBA 5 CHI specification or AMBA 4 ACE specification want their products to achieve maximum performance with minimum power consumption. The Mentor® new multi-core, cache-coherent verification solution enables engineers to ensure that system-level designs are optimized to take the fullest advantage of either architecture. It confirms system-level protocol adherence and efficient cache coherency, as well as interconnect dynamic connectivity and performance.
The Questa and Veloce platform AMBA 4 ACE verification solutions are available immediately. The AMBA 5 CHI verification solutions are available to approved ARM AMBA 5 CHI licensees. Contact your local Mentor Graphics representative for pricing details.
About Mentor Graphics
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related News
- Mentor's Questa and Veloce platforms help SimpleMachines dramatically speed development of its first AI processor
- Mentor Graphics Veloce Power Application Redefines Power Analysis Flow
- Mentor Graphics Veloce VirtuaLAB Adds Next-Generation Protocols for Leading-edge Networking Designs
- Mentor Graphics Veloce Emulation Platform Supports Andes Processors
Latest News
- Cyient Semiconductors Enters Strategic Channel Partnership with GlobalFoundries
- Aion Silicon Successfully Completes ISO 9001 and ISO/IEC 27001 Surveillance Audit, Strengthening Commitment to Quality and Security
- Baya Systems Awarded Globally Recognized ISO 9001:2015 Certification for Quality Management by TÜV Rheinland
- Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP