LSI Logic Places Trust in ASICs
By Richard Wilson -- 9/30/2005
Electronics Weekly
LSI Logic will put RapidChip, its structured ASIC family, at the heart of its future plans as it transitions to a fabless business model, making the company more like its FPGA competitors.
This major strategy change at LSI will see the ASIC supplier addressing a handful of specific markets. Two weeks ago the company announced the sale of its Oregon fab, which will see it become fabless.
LSI had started down the path of becoming fabless some time ago, but the change has been accelerated by the company’s recently appointed CEO, Abhi Talwalkar.
He has decided that it is more cost effective to rely on specific foundry partners for leading edge process technology, a move that is proving successful, with 17 percent of all chip revenues now coming from fabless companies.
Significantly, this shifts LSI’s strategy from that of a traditional ASIC supplier nearer to that of its recent FPGA rivals, Altera and Xilinx.
Click here to read more ...
Electronics Weekly
LSI Logic will put RapidChip, its structured ASIC family, at the heart of its future plans as it transitions to a fabless business model, making the company more like its FPGA competitors.
This major strategy change at LSI will see the ASIC supplier addressing a handful of specific markets. Two weeks ago the company announced the sale of its Oregon fab, which will see it become fabless.
LSI had started down the path of becoming fabless some time ago, but the change has been accelerated by the company’s recently appointed CEO, Abhi Talwalkar.
He has decided that it is more cost effective to rely on specific foundry partners for leading edge process technology, a move that is proving successful, with 17 percent of all chip revenues now coming from fabless companies.
Significantly, this shifts LSI’s strategy from that of a traditional ASIC supplier nearer to that of its recent FPGA rivals, Altera and Xilinx.
Click here to read more ...
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- Xilinx Places Trust in GE and Its Own Devices for Global Security
- Cortus and Aspen Logic Offer Educational Webinar on Creating ASICs to Enable IoT & M2M Products to Stand Out
- Tortuga Logic Verifies Rambus CryptoManager Root of Trust with Industry-Leading Security Verification Framework, Radix
- 1st Silicon places $100 million tool order in 0.13-micron push
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs