Lattice Launches ispLeverCORE(tm) Connection IP Partners Program
CAST, Inc., Digital Core Design, and Eureka Technology, Inc. First to Join, Optimizing IP Cores for Latticeâs ispXPGATM and ORCA® FPGA/FPSC Devices
HILLSBORO, OR - SEPTEMBER 2, 2003 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the launch of the Intellectual Property (IP) partners program called the ispLeverCORE Connection. Extending Latticeâs growing line of IP solutions, this partner program is a collaboration between Lattice and independent developers of IP to expand both the market reach of the partners, and the applications support for leading FPGA and Field Programmable System Chip (FPSC) devices from Lattice.
Making the Connection
The ispLeverCORE Connection is a partners program designed to allow customers to easily access and integrate many 3rd-party IP products on Lattice programmable devices. To facilitate this, all Connection Cores are delivered as a complete package including all documentation and meet the âispLeverCORE Approvedâ requirements. Lattice also makes it easy for 3rd-party developers to optimize and implement their IP cores on Latticeâs leading device families, such as ispXPGA and ORCA Series 4 FPGAs and FPSCs. The Connection partners receive complete training on Lattice device architectures and the ispLEVERTM design tool suite that is used for the IP implementation and optimization.
Initial Partners
The initial three partners in the ispLeverCORE Connection are CAST, Inc., Digital Core Design (DCD), and Eureka Technology, Inc. Each partner provides a broad line of reusable IP cores, support, and design services. They have extensive system knowledge and products covering a wide range of application areas such as storage, imaging, DSP, encryption, MCU/MPU and more. These three partner companies have a combined portfolio of over 140 different IP cores that are complementary to Lattice's own line of ispLeverCORE products.
The initial three partners were selected for their leadership position as dedicated IP providers, their longevity and proven success with customers, and their commitment to quality and support. âOur new IP partners are a very welcome addition. Bringing their experience and proven IP cores to our devices, these respected partners increase the IP options available to our customers, helping speed their time-to-market,â said Stan Kopec, Lattice Vice President of Corporate Marketing.
ispLeverCORE Connection Products
At launch, the Connection Partners have implemented over 35 flagship IP cores for multiple Lattice devices (a total of 70 new products). These IP cores are shown both on the Lattice website (www.latticesemi.com/products/devtools/ip/partners.cfm) and on the partners' websites. The initial Connection Cores include microprocessors, math building blocks, UARTs, and bus interfaces. Connection Cores have been extensively tested and in most cases have a history of successful customer usage. The complete packages for approved Connection Cores include the following:
- Source code, netlist, or bitstream for implementation
- Constraints or preferences files
- Testbenches for simulation
- Documentation including ispLeverCORE Connection Data Sheet
- Other supporting files such as scripts, wrappers, etc.
Connection Cores are available in netlist format for immediate purchase from the Connection partner. Connection partners also offer a variety of additional packaging and licensing options to suit customerâs specific needs. By leveraging partner products, customers can quickly implement a wide variety of functions in Lattice programmable devices. ispLeverCORE Connection partners are also available for custom IP design work for customers who are implementing programmable solutions using Lattice devices.
ispLeverCORE Approved Quality
All Connection Cores are reviewed to determine that they have met Lattice's recommended IP tool flow and high-quality standards. Connection partners certify to Lattice that cores have been successfully implemented with Lattice's ispLEVER suite of implementation tools and third-party EDA tools. The Connection partner also certifies that the core has been thoroughly tested to comply with the functional and performance requirements of applicable industry specifications.
Lattice reviews each Connection Core for proper development methodology, and package completeness. Performance and fit on the Lattice device are also reviewed as appropriate for that particular device and speed grade. The "ispLeverCORE Approved" logo will appear on all Connection Cores.
Other Elements of the ispLeverCORE Program
The ispLeverCORE program provides functional building blocks that help designers minimize the effort of complex designs, significantly reducing time-to-market and cost. In addition to the Connection partners, the other two elements of the ispLeverCORE program are:
- Lattice Reference Designs - provide easy to understand starting points with source code or netlist for your high performance design, supporting common functions such as 8B/10B, PCI Target, SDRAM controllers and BSCAN interfaces.
- Latticeâs ispLeverCOREs - provides dozens of IP cores developed and supported by Lattice implementing functions such as PCI, Ethernet, POS PHY3, UTOPIA3, and forward error correction. Many of these cores can be evaluated and purchased directly from the Lattice website.
About Lattice Semiconductor
Oregon-based Lattice Semiconductor Corporation designs, develops and markets the broadest range of Field Programmable Gate Arrays (FPGAs), Field Programmable System Chips (FPSCs) and high-performance ISPTM programmable logic devices (PLDs). Lattice offers total solutions for todayâs system designs by delivering the most innovative programmable silicon products that embody leading-edge system expertise.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in the fields of communication, computing, computer peripherals, instrumentation, industrial controls and military systems. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124 USA; Telephone 503-268- 8000, FAX 503-268-8037. For more information on Lattice Semiconductor Corporation, access our World Wide Web site at http://www.latticesemi.com.
Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward- looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our silicon wafer suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Companyâs Securities and Exchange Commission filings. Actual results may differ materially from forward- looking statements.
# # #
Lattice Semiconductor Corporation, Lattice (& design), L (& design), in-system programmable, ISP, ispLEVER, ispLeverCORE, ispXPGA, ORCA, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Western Design Center Joins ispLeverCORE Connection Partners Program, Optimizes 8-bit 65xx Microprocessor IP Core for LatticeXP FPGA Devices
- Lattice Partners with DARPA Toolbox Initiative to Accelerate Technology Innovation
- Crypto Quantique partners with Blaitek to enable quantum secure chip-to-cloud connection
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack