Lattice ispLEVER Classic Design Tools Now Support New CPLD Family
Full Production Support for Ultra Low Power ispMACH 4000ZE CPLDs
HILLSBORO, OR - AUGUST 25, 2008 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of its ispLEVER® Classic version 1.2 design tool suite. The tool suite supports all Lattice SPLD, CPLD and select FPGA families. Lattice’s ispLEVER Classic tools now provide full production support for the recently released ultra low power ispMACH® 4000ZE CPLD family and also include user-friendly support for several innovative new silicon functions. ispLEVER Classic 1.2 also includes the newest versions of Synopsys’ Synplify synthesis and Aldec’s Active-HDL simulator EDA tools.
“This release of the ispLEVER Classic tool suite offers users immediate access to Lattice’s exciting new PLD technology,” said Chris Fanning, corporate vice president, enterprise solutions. “Our customers will be able to take advantage of the ispMACH 4000ZE’s very low power in a very mature design tool that has been used by many tens of thousands of customers.”
Pricing and Availability
Lattice’s ispLEVER Classic 1.2 for Windows is available now for download from the Lattice website, www.latticesemi.com, without charge. UNIX and Linux versions are available with the full ispLEVER software tool suite. The full ispLEVER design tool suite for Windows is priced beginning at $895.
About ispMACH 4000ZE CPLDs
The ultra low power ispMACH 4000ZE family ranges in density from 32 to 256 macrocells, with exciting new system integration capabilities including an on-chip oscillator and timer, input hysteresis and Lattice’s new Power Guard feature.
Power Guard lowers power consumption by selectively disabling unused input pins so that they do not switch and needlessly consume dynamic power. The on-board oscillator is useful for housekeeping tasks such as “heartbeat” functions, digital de-glitch and control state machines. “Always on” input hysteresis is provided for each pin.
About the Lattice ispLEVER Design Tools
In addition to ispLEVER Classic, Lattice offers the full ispLEVER design tool suite for use with its latest FPGA products. It provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, timing analysis, place and route, in-system logic analysis and more. The ispLEVER tool suite is provided on CD-ROM and DVD for Windows/Vista, UNIX and Linux platforms.
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays ( FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.
Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile, and low-cost FPGAs.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Lattice Announces Latest Generation of ispLEVER Design Tools
- New Lattice ispLEVER 4.0 Programmable Logic Design Tools Improve Design Efficiency, Ease Design Process
- Lattice ispLever 7.0 Service Pack 1 FPGA Design Tool Suite Now Available
- Lattice Announces ispLEVER 7.0 Service Pack 2 FPGA Design Tool Suite
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology