Lattice ispLEVER Classic Design Tools Now Support New CPLD Family
Full Production Support for Ultra Low Power ispMACH 4000ZE CPLDs
HILLSBORO, OR - AUGUST 25, 2008 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of its ispLEVER® Classic version 1.2 design tool suite. The tool suite supports all Lattice SPLD, CPLD and select FPGA families. Latticeâs ispLEVER Classic tools now provide full production support for the recently released ultra low power ispMACH® 4000ZE CPLD family and also include user-friendly support for several innovative new silicon functions. ispLEVER Classic 1.2 also includes the newest versions of Synopsysâ Synplify synthesis and Aldecâs Active-HDL simulator EDA tools.
âThis release of the ispLEVER Classic tool suite offers users immediate access to Latticeâs exciting new PLD technology,â said Chris Fanning, corporate vice president, enterprise solutions. âOur customers will be able to take advantage of the ispMACH 4000ZEâs very low power in a very mature design tool that has been used by many tens of thousands of customers.â
Pricing and Availability
Latticeâs ispLEVER Classic 1.2 for Windows is available now for download from the Lattice website, www.latticesemi.com, without charge. UNIX and Linux versions are available with the full ispLEVER software tool suite. The full ispLEVER design tool suite for Windows is priced beginning at $895.
About ispMACH 4000ZE CPLDs
The ultra low power ispMACH 4000ZE family ranges in density from 32 to 256 macrocells, with exciting new system integration capabilities including an on-chip oscillator and timer, input hysteresis and Latticeâs new Power Guard feature.
Power Guard lowers power consumption by selectively disabling unused input pins so that they do not switch and needlessly consume dynamic power. The on-board oscillator is useful for housekeeping tasks such as âheartbeatâ functions, digital de-glitch and control state machines. âAlways onâ input hysteresis is provided for each pin.
About the Lattice ispLEVER Design Tools
In addition to ispLEVER Classic, Lattice offers the full ispLEVER design tool suite for use with its latest FPGA products. It provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, timing analysis, place and route, in-system logic analysis and more. The ispLEVER tool suite is provided on CD-ROM and DVD for Windows/Vista, UNIX and Linux platforms.
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays ( FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.
Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile, and low-cost FPGAs.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Lattice Announces Latest Generation of ispLEVER Design Tools
- New Lattice ispLEVER 4.0 Programmable Logic Design Tools Improve Design Efficiency, Ease Design Process
- Lattice ispLever 7.0 Service Pack 1 FPGA Design Tool Suite Now Available
- Lattice Announces ispLEVER 7.0 Service Pack 2 FPGA Design Tool Suite
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack