Kandou's Glasswing IP JEDEC Compliant
Newly-Published JESD247 Specification is JEDEC’s First Standard for Multi-Wire, Multi-Level Chip-to-Chip SerDes
July 26, 2016 -- Kandou Bus has announced that their Glasswing™ GW28-125-USR interface macro that has been manufactured, tested and characterized, is compliant to the newly published JEDEC specification, JESD247. Titled the “Multi-Wire, Multi-Level Interface Specification”, this new specification was published by the JEDEC standards development organization in June. Kandou actively participated in the effort to define this interface, and David Stauffer of Kandou served as the chair of the JEDEC task group that produced the text. As an active JEDEC member and in full compliance with membership terms and conditions, Kandou has committed to adhere to the RAND, Reasonable and Non-Discriminatory, terms of the JEDEC standards body for the licensing of the Kandou patents to that are needed to implement this interface.
Kandou Founder and CEO Amin Shokrollahi said, “It is wonderful to see multi-wire, or as we call them ‘Chord™’, interfaces embraced by the JEDEC community in the publication of this standard. Chord interfaces allow more bits to be carried over a given channel type with less power than differential techniques and with greater signal integrity than single-ended techniques. It is likely that many future interfaces will use Chord technology since most interfaces are up against power and/or signal integrity limits.”
The Glasswing IP is a hard macro block that is implemented in TSMC’s 28nm HPM process. This interface employs Kandou’s CNRZ-5 chord that sends 5 bits over 6 correlated wires plus two clock wires in each direction. The link provides 125 Gb/s of bi-directional throughput over a 12mm, in-package channel with very low power consumption of 1.04 pJ/bit (1.04 mW/Gbps). A quad version in 16nm that shares the forwarded clock will consume only about 0.8 pJ/bit (0.8 mW/Gbps) and is currently under development.
JESD247 is available free of charge (registration required) on the JEDEC website
About JEDEC:
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website.
About Kandou Bus S.A.
Bandwidth and power challenges for next-generation links are being addressed by the industry’s leading standards development organizations such as the OIF, IEEE and JEDEC. Kandou advocates for industry standards, contributing its technology and support via membership and board positions within these organizations.
Headquartered in Lausanne, Switzerland and founded in 2011, with design centers in Lausanne and Northampton, UK, Kandou Bus is an innovative interface technology company specializing in the invention, design, license and implementation of industry leading chip-to-chip link solutions. Kandou’s Chord™ signaling is a disruptive interconnect technology that lowers the power consumption and improves the performance of semiconductors, unlocking new capabilities in electronic devices and systems.
Related Semiconductor IP
- 5G Combo Serdes for USB/PCIe, TSMC 28HPC+, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 2.5V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 1.8V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 12FFC, N/S orientation
- 10G Combo Serdes for USB/PCIe/Ethernet, SMIC 14FF, N/S orientation
Related News
- Kandou Licenses Glasswing SerDes Technology to Marvell
- Kandou Announces Availability of Glasswing USR SerDes IP
- YOGITECH Launches Industry First SIL3 Compliant IP For Safety-Critical Systems
- Denali and NXP Demonstrate Silicon-Proven and Fully Compliant PCI Express 1.1 Solution
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers