JEDEC Announces Publication of e.MMC Standard Update v5.1
ARLINGTON, Va., USA – FEBRUARY 24, 2015 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD84-B51: Embedded MultiMediaCard (e.MMC), Electrical Standard (5.1). e.MMC v5.1 defines new features and updates for this embedded mass-storage flash memory that is widely used in smartphones and other mobile devices. Intended to facilitate an enhanced end user experience, the new version of e.MMC offers command queueing for the first time, and also defines important security updates. JESD84-B51 is available for free download from the JEDEC website: http://www.jedec.org/standards-documents/results/jesd84-b51.
Command Queueing
The new revision of the standard defines e.MMC Command Queueing, which supports the optimized execution of commands within the device, versus the single thread protocol defined in prior versions of the standard. Command Queueing will enable the device to analyze commands before executing them, thereby maximizing effectiveness of the e.MMC memory storage. This will result in a positive effect on random read performance and read latency, thereby improving the end user experience.
Secure Write Protection & Enhanced Strobe Mode
In response to requests from industry users for enhanced security, e.MMC Secure Write Protection defines a new security protocol that ensures only a trusted entity will be capable of protecting or unprotecting the device. Enhanced Strobe Mode for HS400 improves upon the HS400 mode interface speed increase that was first defined in e.MMC version 5.0, by facilitating faster synchronization between the host and the device. As a result, designers and engineers will be able to simplify the design and integration phases and, moreover, initialize systems more rapidly and with greater ease. Devices employing this aspect of e.MMC version 5.1 will improve storage access latencies, meaning faster access to data for end users.
“Consumer expectations for the performance and reliability of mobile devices continue to rise,” said Mian Quddus, Chairman of the JEDEC Board of Directors. “JEDEC is committed to supporting the industry’s efforts to meet and exceed those expectations, as evidenced by its continued work on the e.MMC standard: a low-cost, high-performance memory solution.”
Other features added to e.MMC in version 5.1 include:
- Extension to 8KB of RPMB (Replay Protected Memory Block) access data length for throughput improvements
- Cache Enhancement Barrier
- Cache Flushing Report
- Background Operation Control
- Editorial clarifications
About e.MMC
Designed for a wide range of applications in consumer electronics, mobile phones, handheld computers, navigational systems and other industrial uses, e.MMC is an embedded non-volatile memory system, comprised of both flash memory and a flash memory controller, which simplifies the application interface design and frees the host processor from low-level flash memory management. This benefits product developers by simplifying the non-volatile memory interface design and qualification process – resulting in a reduction in time-to-market as well as facilitating support for future flash device offerings. Small BGA package sizes and low power consumption make e.MMC a viable, low-cost memory solution for mobile and other space-constrained products.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website. For more information, visit www.jedec.org.
Related Semiconductor IP
- SD 5.1 / eMMC 5.1 Host Controller IP
- eMMC 5.1 /SD-SDIO3.0 Host Controller & PHY
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 16FFC NS
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 16FF PLUS LL
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 16FF PLUS
Related News
- JEDEC Announces publication of e.MMC standard update v4.5
- JEDEC Announces Publication of e.MMC Standard Update v5.0
- JEDEC Publishes Update to LPDDR5 Standard for Low Power Memory Devices
- JEDEC Publishes Update to Universal Flash Storage (UFS) Standard
Latest News
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy