IP Business Should Learn from EDA's Playbook
Dylan McGrath, Contributing Editor, EETimes
6/15/2016 04:25 PM EDT
Industry veteran sees parallels between IP's opportunity, EDA's rise.
Don’t try to tell Charlie Janac that the electronic design automation and semiconductor intellectual property businesses are branches of the same tree. Janac, who is more than 30 years into a career spanning both disciplines, believes that while the histories of EDA and IP are intertwined, they are not the same.
”I will maintain until my dying day that IP and EDA are very different,” Janac told EE Times in a recent interview. “There’s a huge difference between helping someone do a chip and actually being in the chip.”
But Janac, president and CEO of interconnect IP supplier Arteris Inc., does see parallels between the current state of the IP business and where EDA was 30 years ago. Back then, the vast majority of EDA tools were proprietary solutions created by the semiconductor companies that used them. And just as chip vendors eventually all but abandoned homegrown tools in favor of commercial offerings, Janac believes that they will ultimately cobble together SoCs from mostly commercial IP with a bit of “secret sauce” thrown in for differentiation.
To read the full article, click here
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- EnOcean accelerates its growth and breadth of energy-saving solutions through the acquisition of the assets of the edge computing solutions business from Renesas
- The Six Semiconductor of OPENEDGES Receives Best International Business Award from ACCE
- CEVA Acquires Spatial Audio Business from VisiSonics to Expand its Application Software Portfolio for Embedded Systems targeting Hearables and other Consumer IoT Markets
- The Arm Evolution: From IP to Platform for the AI Era
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs