Impinj preps 65-nm NVM for October launch
Peter Clarke, EE Times
(09/13/2007 6:46 AM EDT)
(09/13/2007 6:46 AM EDT)
LONDON — Impinj Inc., a vendor of non-volatile memory intellectual property and radio frequency identification circuits, has said its multitime programmable memory has been fabricated in 65-nm process technology by foundry Taiwan Semiconductor Manufacturing Co. Ltd.
Impinj (Seattle, Wash.) has received 65-nm test circuits back from TSMC and expects to be able to supply customers with IP for hard memory blocks in October, said Larry Morrell, vice president and general manager of IP products at Impinj.
To read the full article, click here
Related Semiconductor IP
- NVM OTP in Huali (40nm, 28nm)
- NVM OTP in Tower (180nm, 110nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- NVM MTP in Samsung (130nm)
- NVM MTP in GF (180nm, 55nm)
Related News
- Impinj Delivers Reprogrammable Nonvolatile Memory IP Breakthrough - AEON/MTP World's First 2.5V Floating-Gate NVM in TSMC's 65 Nanometer Process
- Impinj Tops 600 Million Logic NVM Units Shipped
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Texas Instruments and Continental collaborate to deliver first 65 nm safety ARM Cortex microcontroller used in advanced automotive safety applications
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing