IDT Announces Wireless 5G Technology Solutions for Xilinx Devices
RapidIO 10xN Interoperability, Wireless Data Compression and 1588 Are Part of Solutions
SAN JOSE, Calif., Oct. 24, 2016— Integrated Device Technology, Inc. (IDT) (NASDAQ: IDTI) today announced RapidIO® Gen3 interoperability with Xilinx UltraScale™ FPGAs, enabling a key technology for global rollout of 5G and other advanced network systems. IDT RapidIO RXS switches, coupled with Xilinx UltraScale FPGAs, deliver the essential combination of ultra-low 100ns latency interconnect and programmable computing with application-specific accelerators needed for 4G advanced and 5G programs.
IDT has also developed a wireless data compression solution on Xilinx Zynq®-7000 All Programmable SoCs, which allows more data to fit into a network fiber or link. This solution is targeted for remote RapidIO units, repeaters, and base stations in the front haul of networks to increase front haul capacity with compression ratios ranging from 2:1 to 3:1. IDT has also developed high-performance timing solutions on Xilinx devices, including IEEE 1588 high-performance time synchronization products to meet time alignment error requirements between 5G RRUs in Cloud Radio Access Networks (C-RAN).
Beyond 5G infrastructure challenges, IDT and Xilinx technologies together solve problems in high-performance computing, hyperscale cloud data centers, mobile edge computing and mission-critical embedded systems.
“Our All Programmable technology has been in 3G and 4G network deployments globally, and we have led many of the 5G pre-product research initiatives, covering remote radio units, baseband processing, and C-RAN deployments,” said Farhad Shafai, vice president of communications business at Xilinx. “Now, working closely with IDT, we can provide even more value to our joint customers for the global rollout of 5G.”
“IDT’s strategy in 5G is focused on tackling the largest obstacles—capacity, latency and time synchronization—with silicon-level and software solutions that dramatically change the end-user experience,” said Sailesh Chittipeddi, IDT’s chief technology officer and vice president of global operations. “Our innovations have been in advance of network deployments, allowing for enhancement of user experience with key products for 4G Advanced, LTE-Pro and 5G developments.”
“With this announcement IDT and Xilinx bring innovation that is essential to the deployment of 5G networks,” said Jag Bolaria, principal analyst at the Linley Group, “Given the high cost of developing these technologies internally, system OEMs benefit from the solutions resulting from this industry collaboration, which builds upon multiple generations of R&D and proven deployments by the two companies.”
The IDT technology is available now. IDT compression IP running at 3:1 ratios in a Xilinx Zynq XC7Z045 FPGA was demonstrated by NAT Europe and Fraunhofer at this year’s Mobile World Congress. IDT and Xilinx recently completed interoperability testing between IDT’s RXS family of RapidIO switches with Xilinx FPGAs at 10.3125 Gbaud per lane. These FPGAs also support transceivers up to 32 Gbaud, providing a path to scale to higher bandwidth connectivity. For more information on RapidIO, compression solutions and test reports, contact S-RIO@idt.com
Integrated Device Technology, Inc. develops system-level solutions that optimize its customers’ applications. IDT’s market-leading products in RF, timing, wireless power transfer, serial switching, interfaces, automotive ASICs, battery management ICs, sensor signal conditioner ICs and environmental sensors are among the company’s broad array of complete mixed-signal solutions for the communications, computing, consumer, automotive and industrial segments. Headquartered in San Jose, Calif., IDT has design, manufacturing, sales facilities and distribution partners throughout the world. IDT stock is traded on the NASDAQ Global Select Stock Market® under the symbol “IDTI.” Additional information about IDT can be found at www.IDT.com.
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- Credo Introduces Seagull 50 PAM4 DSP to Drive Front- and Mid-Haul 5G Wireless Networks
- Xilinx Ships Multi-Function Telco Accelerator Card for Growing 5G O-RAN Virtual Baseband Unit Markets
- Xilinx Introduces Breakthrough Zynq RFSoC DFE for Mass 5G Radio Deployments
- Xilinx Collaborates With Texas Instruments to Develop Energy Efficient 5G Radio Solutions
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs