Faraday Introduces UrLib+ Add-on Library on UMC 40LP Process
Hsinchu, Taiwan -- May. 16, 2017 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, today introduced its new UrLib+™ add-on library for the third-party library on UMC 40LP process technology. UrLib+ is a library package, featuring extra sets of cells for optimized PPA (Power/Performance/Area), yield controllability, clock tree noise reduction, robust ESD protection, and lower ECO cost over the traditional physical libraries.
By utilizing Faraday’s 24-year experiences in library development and ASIC implementation, UrLib+ can be seamlessly integrated with the existing third-party library on UMC 40LP process to improve the routing results and yield for mass production. With UrLib+ supported, the CPU core can save around 43% of clock tree power and up to 15% of total power. For the routability efficiency, UrLib+ can shrink the die size from 4% to 11% depending on the design architecture and cell mapping flow. UrLib+ solution is not only dedicated for 40LP, Faraday also supports UrLib+ porting service for other third-party libraries or technology platforms.
“Library design is the foundation of IC design. Driven by ASIC product diversification, Faraday always has unique ideas and practices in library design,” said Steve Wang, President of Faraday. “In the UMC's advanced processes, the continuous realization of the library improvements is our persistent goal. We believe UrLib+ is a win-win-win solution for IC design house, fab, and third-party library vendor.”
About Faraday Technology Corporation
Faraday Technology Corporation (TWSE: 3035) is a leading ASIC design service and IP provider. The broad silicon IP portfolio includes I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, DDR2/3/4, low-power DDR1/2/3, MIPI, V-by-One, USB 2.0/3.1 Gen 1, 10/100/1000 Ethernet, Serial ATA, PCI Express, and programmable SerDes, etc. Headquartered in Taiwan, Faraday has service and support offices around the world, covering the U.S., Japan, Europe, and China. For more information, please visit:www.faraday-tech.com .
Related Semiconductor IP
- xSPI Master IP | NOR IP
- xSPI - PSRAM Master
- VESA VDC-M Encoder IP
- VESA DSC V1.2 Encoder
- VESA DSC V1.2 Decoder
Related News
- Faraday Releases Licensable Gigabit Ethernet PHY on UMC 40LP Platform
- Faraday Unveils M1+ Library with Enhanced Routability on UMC 28HPC Process
- Faraday Unveils Complete Imaging and Display High-Speed Interface IP Set on UMC 28nm and 40nm Processes
- Faraday Announces 16G Programmable SerDes in UMC 28HPC+
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale