eMemory's NeoFuse Technology: A Major Advance in Automotive Panel Driver IC
Hsinchu, Taiwan (Jan. 14, 2016) – eMemory has announced the tape-out of NeoFuse silicon IP for automotive panel driver IC with high reliability and it is ready for mass production in an international foundry. The reliability of NeoFuse silicon IP can meet the criteria of AEC-Q100 Grade 1 and the design of NeoFuse silicon IP completely changes the traditional dual-voltage operation by using core device only to access data under single low-voltage.
With the soaring demand of automotive ICs from the advent of smart cars and internet of vehicles, the IC suppliers in the increasingly crowded automotive IC marketplace pay attention to not only rigorous reliability requirements but also manufacturing cost. The process for source driver IC in automotive display panels has gradually migrated from a triple-device process (e.g. 1.8V/3.3V/13.5V) to a dual-device one (e.g. 1.8V/13.5V) to reduce wafer manufacturing cost by simplifying the process steps. However, the removal of medium voltage device frequently used in silicon IP design leads to the problems of significantly increasing the IP area and the read operation not fulfilling the product requirements.
eMemory’s NeoFuse silicon IP can be implemented by using only core device to perform memory and peripheral circuit design. Its unique circuit design prevents high-voltage damage to the core device during data programming, and only single low-voltage is required to access data in read operation. Take the NeoFuse Silicon IP in 0.18um 1.8V/13.5V for source driver IC as an example, the core device can sustain 9V high-voltage stress during programming, while a 1.0V low-voltage is needed for read operation. This innovation completely changed the traditional dual-voltage operating and has been highly valued and adopted by automotive panel driver IC customers.
Background Information
1. Embedded nonvolatile memory (eNVM) silicon IP design usually requires two devices: a core device and an I/O device. Most silicon IP modules require the construction of a core device that includes logic control units, reading units, signal interface transmission units, etc. The use of a core device enables high-speed operations at lower operating voltages, thus reducing power consumption. But for the memory to write to the module, an I/O device is required, and since writing operations require higher voltage, the I/O device must be able to withstand higher writing voltages to prevent damage.
2. The source driver IC in an LCD monitor determines video quality and power consumption. Since a monitor requires several source driver ICs, lowering their cost has always been an important issue for manufacturers. Driver ICs in LCD monitors usually use special high-voltage processes: the traditional process includes a core device (usually 1.8V), an I/O device (usually 3.3V or 5V), and a high-voltage device (usually 13.5V to 18V). I/O device has been removed in new generation process, and only core and high-voltage device remained.
About eMemory:
eMemory (Stock Code: 3529) is a global leader in logic process embedded non-volatile memory (eNVM) silicon IP. Since established in 2000, eMemory has been devoted to research and development of innovative technologies, offering the industry’s most comprehensive platforms of patented eNVM IP solutions include NeoBit (OTP silicon IP), NeoFuse (anti-fuse OTP silicon IP), NeoMTP (1,000+ times programmable silicon IP), NeoFlash (10,000+ times programmable silicon IP), and NeoEE (100,000+ times programmable silicon IP) to semiconductor foundries, integrated devices manufacturers (IDMs) and fabless design houses worldwide. eMemory’s eNVM silicon IPs support a wide range of applications include trimming, function selection, code storage, parameter setting, encryption, and identification setting. The company has the world’s largest NVM engineering team and prides itself on providing partners a full-service solution that sees the integration of eMemory eNVM IP from initial design stages through fabrication. For more information about eMemory, please visit www.ememory.com.tw.
Related Semiconductor IP
- NVM OTP in Huali (40nm, 28nm)
- NVM OTP in Tower (180nm, 110nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- NVM MTP in Samsung (130nm)
- NVM MTP in GF (180nm, 55nm)
Related News
- Synopsys Foundation IP Meets Stringent Automotive AEC-Q100 Grade 1 Temperature Requirements for TSMC 16FFC and 28HPC+ Processes
- Synopsys Interface IP Portfolio on 16-nm FinFET Process Meets Stringent Automotive AEC-Q100 Grade 1 Temperature Requirements
- eMemory prevails to become the first automotive grade OTP provider to automotive IC makers
- NeoFuse - eMemory's Innovative Anti-fuse eNVM Technology
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers