Duolog announces the availability of its integrated 802.11abg Access Point MAC and PHY
The IP runs at full ASIC clock speed on an FPGA platform and has been tested for interoperation with third party systems. The IP supports Zero_IF and Low_IF front-ends and is integrated with a leading OEM radio. Silicon proven AFE interfaces in 0.18um and 0.13um are also available for the IP.
A state machine implementation of the MAC ensures it is optimised for silicon area and power dissipation. The MAC contains hardware implementations of the WEP, WPA and CCMP/AES modules required for 802.11i. The MAC hardware also provides the priority queueing structure necessary to support HCCA/EDCA, Block ACK and DLP modules of 802.11e.
The innovative re-use of hardware resources for Direct Sequence Spread Spectrum (DSSS), Complimentary Code Keying (CCK) and Orthogonal Frequency Division Multiplexing (OFDM) Baseband cores significantly reduces power consumption and silicon area. Power efficient radar detection hardware, essential to support future worldwide regulatory requirements, and the 802.11h standard extension, is under development and will be fully integrated into the Duolog IP.
“By providing the 802.11abg Access Point, MAC and PHY IP core along with the necessary RTL to GDSII backend services necessary to integrate it onto an SoC, Duolog significantly reduces time to market and cost for our customers”, commented Jo Adlard, Wireless Program Manager at Duolog Technologies
About Duolog
Duolog Technologies has offices in Dublin & Galway (Ireland) and in Budapest, Hungary. Duolog is a leading supplier of Intellectual Property, Verification and Design Services in the areas of Wired and Wireless Broadband Communications. The company is developing market leading platforms and modules based on IEEE 802.11, 802.15 and 802.16 technologies for Wireless Personal, Local and Metropolitan Area Networks. Duolog also offers hardware and software design services. Further information is available at www.duolog.comRelated Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Palma Ceia SemiDesign Tapes Out 802.11ax Analog Frontend for Next-Generation Access Points
- SiFlower Licenses and Deploys CEVA's 802.11ac Wi-Fi IP in its Smart Home Access Point SoC
- CEVA Extends Wi-Fi Portfolio with Wi-Fi 6/6E IP for the Access Point Market
- U.S. Chops Russia's Access to Integrated Circuits
Latest News
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool