DMP Adopts Cadence Palladium XP Platform to Accelerate High Performance Graphic IP Core Development
SAN JOSE, Calif., Jan. 19, 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Digital Media Professionals, Inc. (DMP) selected the Cadence® Palladium® XP platform for development of its high-performance graphic intellectual property (IP) cores. The company completed its software stack development before receiving silicon, while also achieving up to 500X simulation performance improvement versus its previous solution. DMP is a provider of 3D/2D graphics and computing IP cores targeting consumer electronics, mobile, embedded and automotive markets.
With the Palladium XP platform, and models for peripherals such as DDR3 DFI (DDR PHY Interface) and SD (secure digital) interface, DMP was able to start system emulation early to allow design exploration and pre-silicon system validation with Linux boot and GPU driver optimization.
"The Palladium XP platform allowed our design team to explore different design options with actual test patterns to select the optimum combination of performance and power," said Eisaku Ohbuchi, director and general manager of core technology development at DMP. "Additionally, the modeling capabilities of the Palladium XP platform reduced the normal man hours required for this task by two thirds."
Part of the Cadence System Development Suite, the Palladium XP platform is the industry's first high-performance, special-purpose verification computing platform that unifies best-in-class simulation acceleration and emulation capabilities in a single environment. For more information on the Palladium XP platform, visit http://www.cadence.com/news/pxp/dmp.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Cadence Palladium XP Enables QLogic to Rapidly Develop Sophisticated Network Switch
- Cadence Palladium XP Verification Computing Platform Speeds Deployment of Panasonic Systems-on-Chip for Digital Consumer Products
- Ricoh Selects Cadence Palladium XP Platform for Next-Generation Multifunction Printer SoC Development
- Cadence Palladium XP Platform Chosen by Mellanox Technologies to Shorten Development Time of Interconnect Products
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack