Cosmic Circuits receives TSMC's "Analog/Mixed Signal IP Partner of the Year" Award
Recognized for outstanding IP performance
Bangalore, India and Campbell, California, 12th October 2010: Cosmic Circuits, a leading provider of differentiated Analog & Mixed Signal IP cores, today announced that it received the TSMC “Analog/Mixed Signal IP Partner of the Year” Award for 2010. The award recognizes Cosmic Circuits’ contributions to TSMC’s IP Alliance Program.
TSMC presented “IP Partner of the Year” Awards in the Interface IP, Analog/Mixed Signal IP, Foundation IP and Specialty Embedded Memory IP categories. Winners were announced at the TSMC Open Innovation Platform™ Forum held in San Jose, California. Cosmic Circuits and other category winners were selected based on customer feedback, TSMC-9000 compliance, technical support excellence, and customer IP usage.
“We congratulate Cosmic Circuits on this award. They have clearly demonstrated the qualities required to provide positive customer feedback to their IP portfolio,” said Suk Lee, director of Design Infrastructure Marketing at TSMC.
“We are pleased to have been awarded the IP Partner of the year 2010 by TSMC for the category of Analog and Mixed Signal and consider this recognition as culmination of our efforts and focus in offering TSMC silicon proven cores in 65nm and 40nm,” said Ganapathy Subramaniam, CEO of Cosmic Circuits.
About Cosmic Circuits:
Cosmic Circuits is a leading provider of differentiated Analog and Mixed-Signal silicon IP cores. Cosmic offers a strong portfolio of 200+ cores in nanometer process nodes of leading foundries. By leveraging its silicon-proven cores spanning data-converters, wireless analog, audio, MIPI, power-management, Clocking, LVDS and Auxiliary functions, Cosmic provides single-stop access to customized IP solutions, bringing certainty in time-to-market with mixed-signal SOCs. A large team of expert designers continually keep pace with technology nodes, standards and applications, bringing certainty to customer product continuity and differentiation. Adherence to Design-For-Manufacturing, Design-For-Test, a customer-centric approach to support that includes silicon-validation of Cosmic IP in customer SOC, backed by the experience of successfully catering to 50+ world-wide customers, brings certainty to volume production.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Mentor extends functional safety assurance program to key design, verification and analog/mixed signal products
- eMemory Won TSMC OIP Partner of the Year Award for the 14th Consecutive Year
- Silicon Creations Named 2023 TSMC OIP Partner of the Year for Analog / Mixed-Signal IP
- Cadence Wins Four 2023 TSMC OIP Partner of the Year Awards
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale