CoreHW releases IP library with over 200 IP
December 6, 2018 -- We are proud to release CoreHW IP library with over 200 silicon verified IP. Silicon proven solutions allow fast end-product development and implementation. The IP library gives a comprehensive look to our IP range and makes it easier and faster for you to start your ASIC design process.
The IP listed in the library are developed with several Silicon Foundries for various process nodes, for example: 22nm FDX, 40 nm CMOS, 130nm RFSOI and 180nm CMOS. Silicon IP include solutions for imaging, Bluetooth and IoT, WiFi, among other various application areas.
We offer several licensing model options: white box or black box, single use – multi use. We also offer support in IP integration and customization.
Examples of our IP solutions include:
- CorePLL, High Performance 6GHz synthesizer, Synthesizer for LTE Carrier Aggregation systems
- High Resolution 16b SAR ADC for imaging solution
- RF Front End for Bluetooth and IOT solutions
- Receiver for WiFi Front-End
- High Efficiency DCDC system for Power management ICs
- Tunable regulators, Band Gap references, Operational amplifiers, comparators, Level shifters, and Digital control and Interface IP
Full IP library is available at www.corehw.com/IP
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
- Tensilica adds FLAC Decoder to HiFi Audio Codec Library
- Synopsys Adds TDD Support to LTE Model Library
- Silicon Library Inc. develops SD UHS-II PHY MACRO
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload