Will Googles of the World Be Cadence's Best Bet?
Ever-expanding definition of systems design
Susan Rambo, EETimes
3/13/2014 05:10 PM EDT
SANTA CLARA, Calif. — Low-power, security, cloud, and IoT were the looming themes in Cadence CEO Lip-Bu Tan’s keynote at CDNLive, Cadence Design Systems’ user conference for IC designers on Tuesday, March 11. Cadence was selling an expanded view of what systems design means on the ecosystem level: From IC and IP to SoC and PCB, it's all part of an enlarging ecosystem.
Over the past year, Cadence has been on an IP acquisition spree, which included Tensilica, Forte Design Systems, and TranSwitch. But as EE Times reported in 2013, Cadence’s competition had also started amassing IP.
Reminding the audience frequently of his background as a venture capitalist, Tan made a point to say he attended Mobile World Congress and CES to check out end products. Understanding the final consumer products is part of the system-wide approach.
Cadence is focusing on system companies. “The Googles, Apples, Amazon are buying more from us than the chip companies,” a company spokesperson told EE Times. “The only one absent right now is Facebook.”
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Cadence Design Systems Agrees to Plead Guilty and Pay Over $140 Million for Unlawfully Exporting Semiconductor Design Tools to a Restricted PRC Military University
- Cadence Significantly Advances ECAD/MCAD Convergence for Electronic Systems with New Celsius Studio AI Thermal Platform
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Cadence Enables Next-Gen AI and HPC Systems with Industry’s Fastest HBM4 12.8Gbps IP Memory System Solution
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory