Cadence Announces Immediate Availability of Industry's First Verification IP for PCI Express 4.0 Technology
Support for next-generation PCI Express architecture enables faster completion of functional verification of SoC designs
SAN JOSE, Calif., May 15, 2014 -- Cadence Design Systems, Inc., a leader in global electronic design innovation, today announced the availability of the industry's first verification IP (VIP) supporting PCI Express® (PCIe®) 4.0 architecture. This VIP enables designers to quickly and thoroughly complete the functional verification for their system-on-chip (SoC) designs with less effort and greater assurance that the design will operate as expected.
"Cadence PCIe 3.0 Verification IP has enabled us to thoroughly verify that our designs comply with the PCIe 3.0 specification, and the new PCIe 4.0 product demonstrates the company's commitment to supporting engineers working with this key protocol," said Balaji Kanigicherla, founder, CTO and vice president of Engineering for Ineda Systems. "By supporting multiple PCIe configurations, popular verification methodologies and simulators, Cadence VIP has enabled Ineda to support our diverse product configurations with high-quality SoC and IP verification coverage."
The PCIe 4.0 specification can deliver 16 billion transactions per second (GT/s), doubling the speed of the previous version. The specification is at the upper limit of data transmission over copper links.
"In keeping with our VIP strategy of being first to market with the latest protocols, we're announcing the industry's first PCIe 4.0 architecture, which can provide the speed boost greatly needed by server and networking products to keep up with the ever-increasing demands for data throughput," said Susan Peterson, group director of product marketing for VIP at Cadence. "Our customers now have immediate access to our latest VIP, essential to design and verification teams looking to quickly incorporate the interface."
About Cadence
Cadence (NASDAQ: CDNS) enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Mellanox and Cadence Demonstrate PCI Express 4.0 Multi-Lane PHY IP Interoperability
- Synopsys Optimizes DesignWare IP for PCI Express 4.0 Architecture to Reduce Latency by up to 20 Percent
- PLDA Announces Gen4SWITCH - The Industry's First PCI Express 4.0 Platform Development Kit (PDK)
- Synopsys and Mellanox Demonstrate Complete PCI Express 4.0 Host and Device System Interoperability
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory