Cadence Announces Immediate Availability of Industry's First Verification IP for PCI Express 4.0 Technology
Support for next-generation PCI Express architecture enables faster completion of functional verification of SoC designs
SAN JOSE, Calif., May 15, 2014 -- Cadence Design Systems, Inc., a leader in global electronic design innovation, today announced the availability of the industry's first verification IP (VIP) supporting PCI Express® (PCIe®) 4.0 architecture. This VIP enables designers to quickly and thoroughly complete the functional verification for their system-on-chip (SoC) designs with less effort and greater assurance that the design will operate as expected.
"Cadence PCIe 3.0 Verification IP has enabled us to thoroughly verify that our designs comply with the PCIe 3.0 specification, and the new PCIe 4.0 product demonstrates the company's commitment to supporting engineers working with this key protocol," said Balaji Kanigicherla, founder, CTO and vice president of Engineering for Ineda Systems. "By supporting multiple PCIe configurations, popular verification methodologies and simulators, Cadence VIP has enabled Ineda to support our diverse product configurations with high-quality SoC and IP verification coverage."
The PCIe 4.0 specification can deliver 16 billion transactions per second (GT/s), doubling the speed of the previous version. The specification is at the upper limit of data transmission over copper links.
"In keeping with our VIP strategy of being first to market with the latest protocols, we're announcing the industry's first PCIe 4.0 architecture, which can provide the speed boost greatly needed by server and networking products to keep up with the ever-increasing demands for data throughput," said Susan Peterson, group director of product marketing for VIP at Cadence. "Our customers now have immediate access to our latest VIP, essential to design and verification teams looking to quickly incorporate the interface."
About Cadence
Cadence (NASDAQ: CDNS) enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Mellanox and Cadence Demonstrate PCI Express 4.0 Multi-Lane PHY IP Interoperability
- Synopsys Optimizes DesignWare IP for PCI Express 4.0 Architecture to Reduce Latency by up to 20 Percent
- PLDA Announces Gen4SWITCH - The Industry's First PCI Express 4.0 Platform Development Kit (PDK)
- Synopsys and Mellanox Demonstrate Complete PCI Express 4.0 Host and Device System Interoperability
Latest News
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost
- Breker Verification Systems and Frontgrade Gaisler Collaborate on High-Reliability RISC-V Fault-Tolerant Processor Core