Axiomise Launches footprint, Area Analyzer for Silicon Design
LONDON––February 7, 2025––Axiomise, the leading provider of cutting-edge formal verification solutions, today launched footprint™, an efficient and fast area analyzer solution designed to transform power, performance and area (PPA) optimization for silicon design.
PPA has become an even bigger challenge than it was previously, a result of larger AI/ML hardware designs. footprint, powered by the new Axiomiser™ platform, discovers redundant gates and registers in complex system on chips (SoCs) that consume power but are never used. The area analyzer solution finds component-level granularity to precisely identify which design components never get used while still consuming power. Synthesis solutions cannot always clean out the redundant area.
“footprint is a key step in realizing our vision of making formal normal,” remarks Dr. Ashish Darbari, Founder and CEO of Axiomise. “This powerful tool provides architects and designers with a quick feedback loop during design bring-up, enabling them to exhaustively analyze silicon waste while optimizing for power and performance.”
Axiomise will showcase footprint at DVCon U.S. 2025 as a Silver Sponsor in Booth #102 from Monday, February 24, through Wednesday, February 26, at the Doubletree by Hilton Hotel in San Jose, Calif. Dr. Darbari and his team will be available to answer questions and discuss the latest advancements in formal verification. To schedule a demo or a meeting, contact info@axiomise.com.
About footprint
footprint is a pioneering, vendor-neutral, end-to-end solution designed to identify unused or underutilized components of silicon. With an agile, interactive and user-centric interface, it enables rapid model refinement. Successfully tested on more than 80 designs, including processors, GPUs, communication IP, NoCs, footprint works with any formal verification tool to generate clear, easy-to-read reports while surpassing traditional reachability and structural coverage analysis.
For a limited time, footprint is available to try at no cost. Pricing available upon request. For more information on footprint, check: www.axiomise.com/footprint.
About Axiomise
Axiomise is accelerating formal verification adoption through its unique combination of training, consulting, services and specialized verification solutions for RISC-V. Axiomise was founded by Dr. Ashish Darbari, FBCS, FIETE, DPhil (Oxford), who has been a formal verification practitioner for more than two decades with 67 patents in formal verification and over 85 publications.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Spirent Communications Selects Xilinx Virtex-II Platform FPGAs for 40G Optical Transport Analyzer
- Actel and FS2 Accelerate Debug With Configurable Logic Analyzer Module for Flash-Based FPGAs
- LogicVision's Embedded Test Solutions Selected by QLogic for Its Line of Storage Area Network Products
- Atrenta Introduces First Intelligent Constraint Analyzer; Helps Eliminate Chip Integration Timing Problems
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing