Avery Design Systems Focuses on Ultra HD Display VIP Portfolio
TEWKSBURY, MA., February 27, 2017 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability its expanded Display VIP portfolio including support for HDMI 2.0b, DisplayPort 1.4, Embedded DisplayPort (eDP) 1.4b, DSI-2, and DSC 1.2.
Today’s display technologies support an array of advanced consumer electronics, personal computers, automotive infotainment, and mobile devices with spectacular video and audio capabilities including the latest in 3D and 8K/10K HD video, content protection, HD audio, compression, and device control. Avery Display VIP portfolio enables designers to verify their designs conform to the vast array of display resolution and audio channel parameter sets and testing integrated video, audio, control, dynamic reconfiguration, compression, and low power modes of operation.
The Avery Display VIP portfolio supports
- Verification of both transmitter/source and receiver/sink and PHY designs
- Automated dynamic Video and Audio traffic generation and PHY bit rate clock generation delivering fully accurate frame synchronization timing of multiple video and audio sources based on various shaping parameters including random receiver/sink device peripheral parameter set, interleaved/multiple packet control, interleaved frames control, line and frame blanking intervals
- Standard DSC extensions using VESA C model encoder/decoder
- Comprehensive protocol checking and coverage report
- Functional traffic, error, and operational and power modes coverage
- Protocol analyzer tracker reporting at all layers
- Error injection and scoreboarding supported through common callback for layer-specific inspection and error injection using methods to in-line modify, drop, inject packet ahead/behind, force next state
- Conformance testsuites including Standards-based and Avery custom tests
- Verified with multiple IP vendor partners including SLI, Arasan, LnT, Mixel
- Native SystemVerilog/UVM implementation
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, Unipro, CSI-2/DSI-2, Soundwire, Sensewire, DDR/LPDDR, HBM, HMC, ONFI/Toggle, NVM Express, SAS, SATA, eMMC, SD/SDIO, CAN FD, LIN, FlexRay, HDMI, and DisplayPort standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Synopsys Integrates VESA Display Stream Compression into DesignWare MIPI DSI IP to Enable 4K Ultra HD and Higher Resolution Displays
- Arasan Chip Systems Announces 1080p HD Display Support with MIPI DSI IP
- VESA Enables Mobile Devices to Share Full HD Video and 3D Content on Any Display With Release of MyDP Standard
- Silicon Image Announces First 4K Ultra HD MHL 3.0 Receiver IC With HDCP 2.2 in Support of Secure Premium Content Transmission
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations