Avery Design Systems Fast Tracks PCI Express 5.0 VIP
TEWKSBURY, Mass.– June 4, 2018 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of major updates to the company’s flagship PCI Express® (PCIe®) 5.0 and PIPE 5.1 VIP solution.
The PCIe 5.0 VIP supports the latest new features including 32 GT/s speed, Equalization updates, PIPE 5.1 widths and frequencies up to 64 bits and 4000 MHz, and Precoding. Enhancements to protocol tracker logs, protocol checks, and compliance testsuite improve debug and address head-on the verification challenges associated developing Gen5 designs.
“Avery is a leader in PCIe VIP and with the emergence of 5.0 enabling an entirely new class of storage, networking, GPUs, chipsets, and many other devices, it creates new verification challenges that must be addressed for new higher 32 GT/s speeds,” said Chris Browy, vice president of sales/marketing at Avery. “Our customers can be confident in developing their new products knowing our SystemVerilog/UVM verification solution including models, protocol checking, and compliance testsuites plus our partnership efforts with several crucial controller and PHY IP vendors to ready pre-validated, best in class total IP solutions will be able to tackle these new PCIe 5.0 design verification challenges.”
Visit Avery at PCI-SIG® Developers Conference 2018 June 5-6, 2018 at the Santa Clara Convention Center in Santa Clara, CA.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, GDDR, DDR/LPDDR, HBM, ONFI/Toggle, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
Related News
- Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP
- PCI Express VIP from Avery Design Systems Selected by Fungible for Ensuring Compliance, Connectivity in Hyperscale Data Centers
- Avery Design Systems PCI Express VIP Enables eTopus SerDes IP and Next-Generation ASIC and Chiplet applications to Achieve Compliance and High-Speed Connectivity
- PLDA and Avery Design Systems Cooperate on PCI Express
Latest News
- Virtusa Acquires Bengaluru based SmartSoC Solutions, Establishing Full-Stack Service Offering from Chip to Cloud and Driving Expansion into the Semiconductor Industry
- Consumer Electronics and AI Product Launches Lift 3Q25 Top-10 Foundry Revenue by 8.1%, Says TrendForce
- Joachim Kunkel Joins Quadric Board of Directors
- RaiderChip NPU leads edge LLM benchmarks against GPUs and CPUs in academic research paper
- SEMIFIVE Secures AI Semiconductor Design Projects in Japan, Accelerating Global Expansion with New Local Subsidiary