Avago Technologies Leads Industry With 17 Gbps SerDes Performance in 65 nm CMOS Process
SAN JOSE, Calif. -- August 29, 2007
-- Avago Technologies today announced it has proven 17 Gbps SerDes performance in 65nm CMOS technology. Continuing its legacy of embedded SerDes leadership, Avago’s current generation represents a reduction in power and area of up to 25 percent. With close to 45 million SerDes channels shipped, Avago has established a solid track record of delivering reliable, high-performance IP and now continues to push ASIC design limits by validating 17 Gbps SerDes in 65 nm.
The modular architecture and multi-rate capability of Avago’s SerDes core is highly scalable, and flexible power management options give system manufacturers the option to reduce power by up to 40%. Ideal for Ethernet switches/routers and storage switch applications, the embedded SerDes technology will support a broad range of standards, such as PCI-Express, Fibre Channel (1GFC – 16GFC), CX-4, XAUI/ CEI-6G, XFI and 802.3ap and is suitable for both chip-to-chip and backplane applications. Avago’s ASIC technology also provides an on-chip BERT for channel bit-error optimization and an on-chip high speed scope allowing system designers to view, in the time domain, the received signal internal to the chip.
“Avago’s history of being early to market with high performance SerDes IP continues with our demonstration of a 17 Gbps core,” said James Stewart, vice president and general manager of Avago Technologies’ ASIC products division. “With proven performance in 65nm silicon, we are positioned to meet the demands of our leading edge enterprise customers for ever-increasing density and speed.”
Avago Technologies incorporates testing capabilities as early as the definition of system-level architecture and accounts for in-circuit manufacturing test, functional test, system turn-on and debug, and field diagnostics. The result is faster time to market of reliable high-bandwidth networking and storage systems.
About Avago’s ASIC Solutions
With three decades of ASIC design and manufacturing experience, Avago offers state-of-the-art hierarchical design methodology and an extensive IP portfolio. The company has a consistent record of first-pass success in the design and manufacture of these chips. These strengths facilitate rapid integration of quality, high-performance ASICs for applications including networking, storage and computing. More information is available at www.avagotech.com/asics.
About Avago Technologies
Avago Technologies is a leading supplier of analog interface components for communications, industrial and consumer applications. By leveraging its core competencies in III-V compound and silicon semiconductor design and processing, the company provides an extensive range of analog, mixed signal and optoelectronics components and subsystems to more than 40,000 customers. Backed by strong customer service support, the company's products serve four diverse end markets: industrial and automotive, wired infrastructure, wireless communications, and computer peripherals. Avago has a global employee presence and heritage of technical innovation dating back 40 years to its Hewlett-Packard roots. Information about Avago is available on the Web at www.avagotech.com.
Related Semiconductor IP
- 5G Combo Serdes for USB/PCIe, TSMC 28HPC+, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 2.5V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 1.8V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 12FFC, N/S orientation
- 10G Combo Serdes for USB/PCIe/Ethernet, SMIC 14FF, N/S orientation
Related News
- Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Texas Instruments and Continental collaborate to deliver first 65 nm safety ARM Cortex microcontroller used in advanced automotive safety applications
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers