Atomic Rules Becomes a Community Member of the Open Core Protocol International Partnership
AUBURN, NH - January 5, 2009 - Atomic Rules LLC announced today that it has joined the Open Core Protocol International Partnership (OCP-IP) as a community member, to actively participate in the implementation and evolution of the standard.
"There are many tough challenges in building complex digital systems, naming the signals that interconnect IP cores should not be one of them", said Shep Siegel, CTO of Atomic Rules.
By joining OCP-IP, Atomic Rules hopes to elevate conventional RTLs, which can be plagued by weakly-defined implicit assumptions; to the less error-prone, correct-by-construction, standard calling conventions of Bluespec SystemVerilog (BSV).
Atomic Rules LLC is a New Hampshire based consultancy that provides strategic capabilities for reconfigurable computing.
www.atomicrules.com
"There are many tough challenges in building complex digital systems, naming the signals that interconnect IP cores should not be one of them", said Shep Siegel, CTO of Atomic Rules.
By joining OCP-IP, Atomic Rules hopes to elevate conventional RTLs, which can be plagued by weakly-defined implicit assumptions; to the less error-prone, correct-by-construction, standard calling conventions of Bluespec SystemVerilog (BSV).
Atomic Rules LLC is a New Hampshire based consultancy that provides strategic capabilities for reconfigurable computing.
www.atomicrules.com
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Atomic Rules Joins the 25 Gigabit Ethernet Consortium
- BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
- Atomic Rules announces DPDK-aware FPGA/GPP data mover
- Atomic Rules launches TimeServo System Timer IP Core for FPGA
Latest News
- Wind River Joins the CHERI Alliance and Collaborates with Innovate UK to Accelerate Cybersecurity Innovation
- Arteris and MIPS Partner to Accelerate Development for Physical AI Platforms
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
- Syntacore's SCR RISC-V IP Now Supports Zephyr 4.3
- Xylon Presents New 12-Channel GMSL3/GMSL2 FMC+ ExpansionBoard