Arm Announces Public Filing of Registration Statement for Proposed Initial Public Offering
Cambridge, UK, August 21, 2023 – Arm Holdings Limited (“Arm”) today announced that it has publicly filed a registration statement on Form F-1 with the U.S. Securities and Exchange Commission (“SEC”) relating to the proposed initial public offering of American depositary shares (“ADS”) representing its ordinary shares. Arm has applied to list the ADSs on the Nasdaq Global Select Market under the symbol “ARM”. The number of ADSs to be offered and the price range for the proposed offering have yet to be determined.
Raine Securities LLC is acting as financial advisor in connection with the proposed offering. Barclays, Goldman Sachs & Co. LLC, J.P. Morgan, and Mizuho are acting as joint book-running managers for the proposed offering.
The proposed offering will be made only by means of a prospectus. Copies of the preliminary prospectus relating to this offering, when available, may be obtained by visiting EDGAR on the SEC's website at www.sec.gov. Alternatively, copies of the preliminary prospectus, when available, may be obtained from Barclays Capital Inc., c/o Broadridge Financial Solutions, 1155 Long Island Avenue, Edgewood, NY 11717, by telephone at 1-888-603-5847 or by email at barclaysprospectus@broadridge.com; Goldman Sachs & Co. LLC, Attn: Prospectus Department, 200 West Street, New York, NY 10282, by telephone at 866-471-2526 or by email at prospectus-ny@ny.email.gs.com; J.P. Morgan Securities LLC, c/o Broadridge Financial Solutions, 1155 Long Island Avenue, Edgewood, NY 11717, by telephone at 866-803-9204 or by email at prospectus-eq_fi@jpmorganchase.com or Mizuho Securities USA LLC, Attention: U.S. ECM Desk, 1271 Avenue of the Americas, New York, NY 10020, by telephone at (212) 205-7602 or by email at US-ECM@mizuhogroup.com.
Related Semiconductor IP
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol
- I2C Controller IP- Master / Slave, Parameterized FIFO, Avalon Bus
- I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
Related News
- OPENEDGES Files Registration Statement for the Initial Public Offering (IPO)
- Saifun Semiconductors Ltd. Files Registration Statement for Proposed Initial Public Offering
- Saifun Semiconductors Ltd. Files Registration Statement for Proposed Public Offering
- Apache Design Solutions, Inc. Files Registration Statement for Proposed Initial Public Offering
Latest News
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Intel’s Altera Unit Nears Sale as Silver Lake Reportedly Leads Talks
- Cadence Reports Fourth Quarter and Fiscal Year 2024 Financial Results