Analog EDA Finally Automated
Bosch transferred method to Cadence
R. Colin Johnson
4/1/2015 09:59 AM EDT
PORTLAND, Ore. — Historically analog designers were almost mysterious and old-school as radio frequency (RF) designers. After acquiring years of experience manipulating the many parameters not present in digital designs, analog designers become fountains-of-knowledge in how to add the"secret sauce" to all the different sorts of analog circuits in use today, often reluctant to embrace automation as an alternative, according to presenters here at the International Symposium on Physical Design (ISPD-2015, Mar 29-to-April 1).
Nevertheless, analog design automation tools that rival digital design automation tools are arriving on the scene. One approach is to use a design flow where traditional bottom-up techniques (standard cells) meet top-down automated optimization techniques according to professor Jurgen Scheible from the Robert Bosch Center Electronic Design Automation (EDA) division, at Reutlingen University (Germany). Bosch has spent considerable funding the automation of analog design tools, the technology for which it transferred to Cadence Design Systems Inc. (San Jose, Calif.), according to Scheible.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- Analog I/O Library with a custom 12V ESD Solution IN GF 55nm
- Complete measurement analog front end (AFE) IP for single phase power metering in TSMC 40ULP
- Complete measurement analog front end (AFE) IP for three-phase power metering
- 8 Channel, 10 bit, 2.5 GS/s Analog Front End on TSMC 16nm
Related News
- Silicon Library Adopts Averant's Solidify Automated Checks Using CDC Inc. EDA Cloud Services
- Mentor Finally Becomes Siemens EDA From January 2021
- EDA Tools for Analog: Where Do I Go From Here?
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI