Aldec adds others' synthesis tools
Aldec adds others' synthesis tools
By Richard Goering, EE Times
April 26, 2000 (10:32 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000426S0010
HENDERSON, Nev. Aldec Inc. will offer an HTML-based Flow Manager that integrates Synplicity or Synopsys FPGA synthesis tools into Aldec's design environment. The company plans to roll out a schematic import and design reuse option for Xilinx users, too. The Flow Manager connects the Synplicity Synplify tool or Synopsys FPGA Express product to Aldec's Active-HDL 4.0XE environment. Users can invoke Synplify or FPGA Express from within Active-HDL 4.0XE. The Flow Manager also controls the flow of data between the applications and handles files passed from one program to another. It is configurable and can be adjusted to the user's logic synthesis tool of choice. Separately, Aldec has announced the Fast-Port software for the direct importation of Xilinx Foundation Series projects, schematics and libraries into Active-HDL 4.0XE. The imported projects and schematics will look identical in the Aldec environment, eas ing design reuse, the company said. Active-HDL 4.0XE is a Xilinx-specific version of Active-HDL. It includes a project manager, HDL editor, state machine editor, block diagram/schematic editor, automatic testbench generation and VHDL or Verilog simulator. The product is priced at $2,995.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs
- Lattice Semiconductor and Synopsys Renew Partnership on FPGA Synthesis Tools
- Sagantec says tool finds errors others miss
- TSMC, ARM, Mitsubishi, and others invest in Pixim
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory