Error comparator, for PWM generation in the DCDC
Error comparator, forms base for PWM generation in the DCDC regu
- TSMC
- 180nm
- BCDG2
- Silicon Proven
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Error comparator, for PWM generation in the DCDC
Error comparator, forms base for PWM generation in the DCDC regu
Current monitor comparator
Bandgap cell, 1.2V, trimmable, no buffering
Bandgap cell, 1.2V, trimmable, no buffering
Bandgap (1.2V)+ buffers + current bias
Bandgap (1.2V)+ buffers (2.56V, 1.2V) + current bias (n*0.5uA), all trimmable
Reference amplifier, with adjustable gm value
Reference amplifier, with adjustable gm value
1GHz tuning range, PN@1MHz offset =-109dBc/Hz, 1V regulated supply,Idd= 28mA
Reference Slicer, Differential to Single-Ended
Reference Slicer, Differential to Single-Ended, Idd=1mA, 122.88MHz with div By 2 Option, Floor Noise
RF Multiply by 2, 40GHz to 80GHz
RF Multiply by 2, 40GHz to 80GHz,VDD=800mV, Idd=5mA
RF Multiply by 2, 20GHz to 40GHz
RF Multiply by 2, 20GHz to 40GHz, Vdd=800mV, Idd=5mA
Noise @ 1MHz offset=12nV/Sqrt(Hz), IDD=640uA
Low-noise Regulator for VCO 1V to 0.8V
Noise @ 1MHz offset=2.5nV/Sqrt(Hz), IDD=12mA
Div-By-2 RF divider, Sub 20GHz, Idd=10mA@20GHz
Div-By-2 MMWave divider, 40GHz to 20GHz, Idd=5mA
Div-By-2 MMWave divider, 80GHz to 40GHz, Idd=5mA
40GHz Amplitude Detector, Programmable treshold 100-450mV, 1Bit output
Resistive DAC, 10bit, Vdd=800mV, IDD=1.8mA
RF Counter, 8b, up to 10GHz, Idd=600uA
80GHz Amplitude Detector, Programmable treshold 100-450mV, 1Bit output
5GHz RF Buffer, Vdd=800mV, Idd=6mA
600mV Sub-BG Voltage Reference
600mV Sub-BG Voltage reference, Vdd=1V, Idd=80uA