TSMC CLN28HPCLVT 28nm Clock Generator PLL - 220MHz-1100MHz
True Circuits, Inc.
•
HQ:
USA
The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 28nm
- HPC
Compare 3,564 PLL IP Listing from 105 vendors
-
-
TSMC CLN28HPCLVT 28nm Clock Generator PLL - 440MHz-2200MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 28nm
- HPC
-
TSMC CLN28HPCLVT 28nm Clock Generator PLL - 880MHz-4400MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 28nm
- HPC
-
TSMC CLN28HPC+LVT 28nm Clock Generator PLL - 225MHz-1125MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 28nm
- HPC+
-
TSMC CLN28HPC+LVT 28nm Clock Generator PLL - 450MHz-2250MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 28nm
- HPC+
-
TSMC CLN28HPC+LVT 28nm Clock Generator PLL - 900MHz-4500MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 28nm
- HPC+
-
TSMC CLN16FF+GLLVT 16nm Clock Generator PLL - 300MHz-1500MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FF+GL
-
TSMC CLN16FF+GLLVT 16nm Clock Generator PLL - 600MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FF+GL
-
TSMC CLN16FF+GLLVT 16nm Clock Generator PLL - 1200MHz-6000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FF+GL
-
TSMC CLN16FF+LLLVT 16nm Clock Generator PLL - 300MHz-1500MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FF+LL
-
TSMC CLN16FF+LLLVT 16nm Clock Generator PLL - 600MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FF+LL
-
TSMC CLN16FF+LLLVT 16nm Clock Generator PLL - 1200MHz-6000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FF+LL
-
TSMC CLN16FFCLLLVT 16nm Clock Generator PLL - 300MHz-1500MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FFCLL
-
TSMC CLN16FFCLLLVT 16nm Clock Generator PLL - 600MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FFCLL
-
TSMC CLN16FFCLLLVT 16nm Clock Generator PLL - 1200MHz-6000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 16nm
- FFCLL
-
TSMC CLN7FFLVT 7nm Clock Generator PLL - 300MHz-1500MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 7nm
- N7FF
-
TSMC CLN7FFLVT 7nm Clock Generator PLL - 600MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 7nm
- N7FF
-
TSMC CLN7FFLVT 7nm Clock Generator PLL - 1200MHz-6000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 7nm
- N7FF
-
TSMC CLN7FF 7nm Clock Generator PLL - 200MHz-1000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 7nm
- N7FF
-
TSMC CLN7FF 7nm Clock Generator PLL - 400MHz-2000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 7nm
- N7FF