Specialty PCI IO IP, UMC 0.45um Logic process
UMC 0.5um Logic process Gate Array true 5.0V Oscillator IO cells.
- High-Speed
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Specialty PCI IO IP, UMC 0.45um Logic process
UMC 0.5um Logic process Gate Array true 5.0V Oscillator IO cells.
General Purpose IO IP, UMC 0.45um Logic process
UMC 0.45um Logic process true 5V standard gate array IO Cell Library.
Specialty PCI IO IP, UMC 0.45um Logic process
UMC 0.35um Logic process Gate Array true 3.3V PCI IO cells.
Specialty PCI IO IP, UMC 0.45um Logic process
UMC 0.5um Logic process Gate Array true 3.3V Oscillator IO cells.
General Purpose IO IP, UMC 0.45um Logic process
UMC 0.45um Logic process true 3.3V standard gate array IO Cell Library.
Standard Cell (Generic) Library IP, UMC 0.45um process
UMC 0.45um Logic process low voltage gate array Core Cell Library.
Standard Cell (Generic) Library IP, UMC 0.45um process
UMC 0.45um Logic process standard gate array Core Cell Library.
Single Port SRAM Compiler IP, UMC 0.35um SP process
UMC 0.35um Logic process synchronous high speed Single Port SRAM memory compiler.
Linear Regulator IP, Output: 5V/70mA, UMC 0.35um Logic process
5V with 70mA driving capability, Istb=120uA Linear Regulator, 0.35um Logic process.
RC Oscillator IP, Output: 10KHz, UMC 0.35um Logic process
Sub-low current with external-C, frequency 10KHz, VCCA=2.0V~3.3V, Ivcca
DC-DC IP, Input: 3.3V, Output: +/- 12.5V / +6V, UMC 0.35um Logic process
Three pulse width modulation, boosting voltage from 3.3V to +/-12.5V, and +6V, Ivcca=450uA @ Idrive=0.
RC Oscillator IP, Output: 27.5MHz, UMC 0.35um Logic process
27.5MHz trimmable RC Oscillator, UMC 0.35um Logic process.
LVDS Tx IO IP, UMC 0.35um Logic process
0.13um LVDS TX IO PAD, UMC 0.13um HS/HVT-FSG process.
A/D Converter IP, 10 bits, 300Ksps, UMC 0.35um Logic process
10-Bit 300KSPS single End Analog-to-Digital converter, UMC 0.35um Logic process.
General Purpose IO IP, UMC 0.35um Logic process
UMC 0.35um Logic process true 5V Generic IO.
Specialty OSC IO IP, UMC 0.35um Logic process
UMC 0.35um Logic process Low frequency OSC pad.
Specialty OSC IO IP, UMC 0.35um Logic process
UMC 0.35um Logic process High frequency OSC Pad.
General Purpose IO IP, UMC 0.35um Logic process
UMC 0.35um Logic process true 3.3V Generic IO.
Standard Cell (Generic) Library IP, 9 tracks, UMC 0.35um Logic process
UMC 0.35um 3.3V Logic process Standard Cell Library.
Specialty PCI IO IP, 5V tolerance, UMC 0.35um Logic process
UMC 0.35um Logic process 5V tolerance PCI IO cells.