Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Anchor Hill Communications
Category:
Filters Transforms
LMS Adaptive Channel Equalizer
The AH1001_LEQ LMS Adaptive Channel Equalizer (LEQ) FPGA core provides a 17-tap Least Mean Squares (LMS) signed-error adaptive Ch…
Overview
The AH1001_LEQ LMS Adaptive Channel Equalizer (LEQ) FPGA core provides a 17-tap Least Mean Squares (LMS) signed-error adaptive Channel Equalizer in a single module. The core provides automatic adaptive equalization of channel distortion and multipath effects for single-carrier communication systems.
Key features
- 17-tap T-spaced complex-arithmetic LMS signed-error Channel Equalizer
- Adaptation bandwidth control (mu, step size)
- Leakage rate control (forgetting factor)
- Coefficient hold control (adaptation freeze)
- Coefficient reset control
- IQ channel and cross-tap coefficient readout
- Center taps are fixed for phase stability
- Multiplexed architecture minimizes resource utilization. Requires only 17 DSP48 blocks.
- Clock rates up to 548 MHz supported
- Symbol rates up to 1/5 of clock rate
Block Diagram
AH1001-LEQ block diagram
Benefits
- Restores link performance in the presence of common channel impairments such as multipath reflections, cable tilt, filter distortion, or other effects
- Includes full readout capability of complex tap coefficient values for channel analysis
- Low complexity for hardware and power efficiency
- Adaptation rate control provides flexibility
Applications
- Single-carrier Communication Links
- Terrestrial Microwave Links
- Cellular Backhaul
- Cable Modems
- Point-to-Point or Point-to-Multipoint systems
What’s Included?
- Product License
- EDIF or NGC core
- Verilog Test Bench
- Supporting Matlab/Octave code for test vector generation and analysis
- Verilog simulation model
- Product Documentation
Specifications
Identity
Part Number
AH1001-LEQ
Vendor
Anchor Hill Communications
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is LMS Adaptive Channel Equalizer?
LMS Adaptive Channel Equalizer is a Filters Transforms IP core from Anchor Hill Communications listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.