MIPI DSI IP
As part of the MIPI (Mobile Industry Processor Interface) standard, MIPI DSI IP supports high-definition video and graphics transmission, making it ideal for smartphones, tablets, automotive displays, and wearables. With its ability to deliver high-quality image output while minimizing power consumption, MIPI DSI IP plays a vital role in enhancing the display performance of modern devices.
All offers in
MIPI DSI IP
Filter
Compare
104
MIPI DSI IP
from 16 vendors
(1
-
10)
-
MIPI DSI Transmit Controller v1.3
- Compliant with the following MIPI specifications
- DSI Host-side (display module) interface supports
- Application Processor Connectivity and video/command processing
- AHB Interface for register configuration and monitoring using programmed IO
-
MIPI DSI Receiver Controller v1.3
- Compliant with the following MIPI specifications
- DSI Host-side interface supports
- Display Panel Connectivity and video/command processing
-
MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Compliant to MIPI Alliance Standard for D-PHY specification Version 2.1, 1.2, 1.1
- Supports standard PHY transceiver compliant to MIPI Specification
- Supports standard PPI interface compliant to MIPI Specification
- Supports synchronous transfer at high speed mode with a bit rate of 80-2500 Mb/s
-
MIPI DSI-2 Controller Core
- Fully MIPI DSI-2/DSI standard compliant
- 64 and 32-bit core widths
- Host (Tx) and Peripheral (Rx) versions
- Supports 1-4, 9.0+ Gbps D-PHY data lanes
- Supports 1-4, 6.0+ Gsym/s C-PHY lane (trio)
- Supports all data types
-
MIPI C-PHY/D-PHY Combo TX+ IP 4.5Gsps/4.5Gbps in TSMC N5
- Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v2.0
- Consists of 1 Clock lane and 4 Data lanes in D-PHY mode
-
MIPI C-PHY/D-PHY Combo Universal IP, 4.5Gsps/4.5Gbps in TSMC 22ULP
- Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v1.2
- Consists of 1 Clock lane and 4 Data lanes in D-PHY mode
-
MIPI D-PHY IP 4.5Gbps in TSMC N7
- Supports MIPI Alliance Specification for D-PHY Version 2.5
- Consists of 1 Clock lane and 4 Data lanes
-
MIPI D-PHY Universal IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant in TSMC 22ULP
- Supports MIPI Alliance Specification for D-PHY Version 2.5
- Backward compatible with MIPI Specifications for D-PHY v2.1, v1.2, and v1.1
-
MIPI D-PHY Universal IP in TSMC 28HPC+
- Supports MIPI Alliance Specification for D-PHY Version 2.5
- Consists of 1 Clock lane and 4 Data lanes
- Embedded, high performance, and highly programmable PLL
-
MIPI C-PHY/D-PHY Combo DSI RX (Receiver) IP in TSMC 28HPC+
- Dual mode PHY can support C-PHY and D-PHY
- Supports MIPI® Specification for D-PHY Version 1.2.
