General Purpose IO IP, SD3.0 I/O, Support built-in Pull-Up / Pull-Down , UMC 28nm HLP process
Overview
UMC 28nm Logic and Mixed-Mode HLP/RVT process 1.8V BOAC EMMC IO Cell Library (with customized PU/PD function).
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- 3.3V general purpose I/O for 28nm CMOS
- General Purpose IO IP, 1.8V BOAC EMMC I/O, Support built-in Pull-Up / Pull-Down , UMC 28nm HLP process
- 1.8V General Purpose I/O Inline Pad Set
- 1.8V Fault Tolerant General Purpose I/O Staggered Pad Set
- 1.8V Fault Tolerant General Purpose I/O Inline Pad Set
- 1.8V General Purpose I/O Staggered Pad Set