The GPHY is a fully integrated IP Core with low power consumption for Giga 10/100/1000 Ethernet applications. It can operate in 10BASE-T, 100BASE-TX, and 1000BASE-T protocols. By using GMII (Giga Media Independent Interface), this GPHY links to the Media Access Control Layer (MAC). By using RGMII or GMII (Giga Media Independent Interface), this GPHY interfaces to the Media Access Control Layer (MAC). It could support UTP5/UTP3 cable for 10BASE-Te Ethernet or Unshielded Twisted Pair Category 5 Cable (UTP5) for 100BASE-TX Fast Ethernet and 1000BASE-T Giga Ethernet. It includes the Physical Coding Sub-layer (PCS), Physical Medium Attachment Layer (PMA), and Twisted Pair Physical Medium Dependent Sub-layer (TP-PMD, 100BASE- TX only) as well as all of the physical layer functionality for 1000BASET as described by IEEE 802.3ab and 100BASE-TX, respectively.
GbE (10/100/1000 Base-T) PHY IP, Silicon Proven in SAM 14LPP
Overview
Key Features
- IEEE 802.3-2008, IEEE 802.3az fully standards compliant
- IEEE 1588-2008 support
- BroadR-Reach™ support
- Dual port MAC interface:
- o GMII (10/100/1000BASE-T)
- o MII (10/100BASE-T).
- Auto-negotiation support
- Automatic detection and correction of pair swaps (Auto-MDIX), pair skew and pair polarity
- 6 different operating modes:
- o 1000BASE-T Full Duplex and Half Duplex
- o 100BASE-TX Full Duplex and Half Duplex
- o 10BASE-T Full Duplex and Half Duplex
- Management interface
- Baseline wander compensation
- On-chip transmit wave-shaping
- On-chip hybrid circuit
- 10KB jumbo frames
- Internal, external and remote loop back
- Hardware configuration for default operation
- Power down mode, interrupt support
- IEEE 1500 support for SoC testing integration.
- LED indication: link mode, status, speed, activity, and collision Silicon Proven in SAM 14nm LPP
Block Diagram
Deliverables
- Detailed Datasheet
- Verilog behavior model (A) for simulation
- Liberty (db./.lib) for synthesis, STA, and equivalence checking
- CTL / CTLDB for DFT
- SPF (Standard Test Interface Language (STIL Procedure File) for ATPG
- LEF for APR
- CDL for LVS connection
Technical Specifications
Foundry, Node
Samsung 14LPP
Maturity
In Production
Availability
Immediately
Related IPs
- GbE (10/100/1000 Base-T) PHY IP, Silicon Proven in TSMC 28HPC+
- GbE (10/100/1000 Base-T) PHY IP, Silicon Proven in SMIC 28SF
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- GbE (10/100/1000 Base-T) PHY IP, Silicon Proven in UMC 28HPC