Chacha20-Poly1305 IP for FPGA and ASIC
Overview
ChaCha20-Poly1305 is an AEAD algorithm based on the very fast ChaCha20 stream cipher with the Poly1305 MAC. It was proposed by It is standardized in the RFC 84391 and is widely used in TLS 1.2, TLS 1.3, SSH, Wiregard…
Key Features
- Available in 2 versions:
- Fast : High bandwith with low latency and high frequency
- Small : Higher latency but smaller footprint
- Full standard support : Zyxx ChaCha20-Poly1305 supports full specification of the ChaCha20-Poly1305 standard
- AXI4 compatible interface can be added as an option
- Available for a wide range of FPGA vendors : AMD (Xilinx), Intel (Altera), Microchip, Lattice, Achronix, QuickLogic.
- Available for Asics
Benefits
- Lowest footprint on the market
Deliverables
- Netlist, sourcecode
Technical Specifications
Foundry, Node
On demand
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Multi-channel codec to ASIC / FPGA
- ASIC IP-core for high-throughput decoding of DVB-S2/S2X, and DVB-RCS/RCS2
- High-performance, low-power 2D composition IP core for embedded devices