28nm HPC x4 lane 10 Gbps SERDES
Overview
28nm HPC x4 lane 10 Gbps SERDES
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 4.25 Gbps Multi-Standard SerDes
- 10 lane FXSLVTX030HH0L bias circuit ; UMC 40nm LP/RVT Logic Process
- 10 bit 1MSPS single-end SAR A/D Converter; UMC 28nm HPC process
- Camera Combo Receiver - 2.4Gbps 8-Lane - TSMC 28nm HPC