Analog Bits展示采用TSMC 7nm / 12nm / 16nm / 22nm工艺技术的PCIe Gen2 / Gen3 / Gen4 Reference Clock PHY设计套件
Santa Clara, CA, April 23, 2019 – Analog Bits (www.analogbits.com), an industry leading provider of low-power mixed-signal IP (Intellectual Property) solutions is highlighting front-end design kits for a complete PCIe clocking subsystem, which integrates the oscillator, PCIe class 100MHz reference clock generator with built-in Spread Spectrum Clock Generation (SSCG) and HCSL clock output buffer all into one macro. The Analog Bits clock PHY lowers Bill of Materials cost and saves power pins by sharing with the entire macro. In addition, this integrated approach inherently lowers power, improves jitter performance, and optimizes for noise rejection. As a result, the subsystem generates a superior 100MHz output clock which meets and exceeds PCIe Gen2, Gen3 and Gen4 SERDES requirements. The design is silicon-proven on TSMC’s industry leading 16nm FinFET Compact Technology (16FFC). The front-end design kits on TSMC’s 12nm FinFET Compact and 7nm FinFET process are immediately available for customer tape-out starts in early Q4, 2019.
WHAT: PCIe Gen2/Gen3/Gen4 compliant clock subsystem front-end design kits on TSMC’s logic process technologies from 22nm to 7nm
WHEN: April 23, 2019 (registration begins at 8:30am)
WHERE: 2019 TSMC Technology Symposium, Booth: 515, Santa Clara Convention Center, 5001 Great America Parkway, Santa Clara, CA 95054
Notice: The TSMC Technology Symposium is an invitation only event and all attendees should pre-register.
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com ), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s, Sensors, as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- PCIe 4/5 Refenece Clock PLL with SSCS - GLOBALFOUNDRIES 12LP+
- 100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
Related News
- Analog Bits将在台积电2020年度开放创新平台生态系统论坛上发表有关晶圆级传感器和PCIe时钟系统的论文
- Analog Bits在TSMC技术研讨会上发布用于7nm的混合信号设计套件
- Sofics的模拟I / O以及ESD clamps 在TSMC 16nm,12nm和7nm FinFET工艺上通过验证
- 12 纳米、16 纳米和 22 纳米制程节点的 USB 3.0/PCIe 3.0/SATA 3.0 Combo PHY IP 具有简单的集成和灵活的定制功能,可立即获得许可实现您的高级 SoC 设计!