Synopsys Advances Die‑to‑Die Connectivity with 64G UCIe IP Tape‑Out
Discover Synopsys 64G UCIe IP for energy-efficient, high-bandwidth die-to-die connectivity in advanced multi-die AI and HPC designs.
Vendor:
Omni Design Technologies, Inc.
Category:
UCIe
UCIe TX Interface
The ODT-UCIE-UNI-TX-16GXX-16FFCT is a low power D2D transmitter IP in TSMC 16FFC process.
Overview
The ODT-UCIE-UNI-TX-16GXX-16FFCT is a low power D2D transmitter IP in TSMC 16FFC process. With 16 lanes at 16GT/s, up to 256GT/s (32GBps) of data can be transmitted to another chip within the same package, up to 25mm.
UCIe sideband communications facilitate link bring-up and training without need for other interfaces. This unidirectional IP transmits data using Raw UCIe transport for 100% bandwidth efficiency with no retries. The interface accepts 512-bits of transmit data input.
Key features
- Transmit-only UCIe REV1.1 with FIFO Interface
- TSMC 16FFC process
- Low power UCIe D2D
- 1 pJ/bit at 0.7V
- Mainband: 16GT/s per lane, 16 Tx Lanes
- < 1E-15 BER
- Sideband: 800MT/s, Tx, Rx, TxClk, RxClk
- UCIe-Standard Package support
- Channel length up to 25 mm
- Functional from -40°C to 125°C
- Bump pitch: 130 um
- 30V CDM ESD
- Beach front density: 112 Gbps/mm
- -2.2dB switchable deemphasis on Tx
- 8GHz Integer PLL
- 100MHz Internal reference clock
- Differential clock forwarding
- Link Training
- Low latency, High BW efficiency
- Statistics counters and error reporting
- Self-calibration
- Runtime recalibration
- Clock skew for training and eye monitor
- Sideband messaging for link training and parameter exchange
- Scrambling
- Loopback BIST for KGD
- APB interface for register management
Block Diagram
ODT-UCIe-UNI-TX-16GXX-16 block diagram
Applications
- D2D Connectivity for MCM applications
- Ideal process for peripherals, such as data conversion, networking, storage, radio, and sensing
- High integration for size-constrained mobile, aeronautic, and automotive systems
- High bandwidth at low power for battery- and self-powered systems
- Helps integrate massive amounts of data for signal processing and AI
- Peripheral hubs and interconnects
What’s Included?
- Datasheet
- PHY: Hard Macro (GDSII) for the PHY
- FIFO: RTL, Synthesis Scripts
- Abstract View (LEF) for top level connectivity
- System Verilog Behavioral Model
- Integration and Customer Support
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 16nm | FFC | — |
Specifications
Identity
Part Number
ODT-UCIe-UNI-TX-16GXX-16
Vendor
Omni Design Technologies, Inc.
Provider
Omni Design Technologies, Inc.
HQ:
USA
Omni Design Technologies, Inc. is a developer of disruptive, ultra-low power semiconductor embedded circuits (IP Cores), including ultra-low power analog circuits, highly-efficient interface circuits and connected sensors. Our patented and proprietary technology offers solutions that use dramatically lower power and provide superior performance, architected from the ground up to take advantage of deep sub-micron CMOS processes. Omni Design’s mission is to provide a wide range of ultra low-power, high performance embedded circuits configured to enable highly-differentiated semiconductor systems and plug-and-play system-on-chip (SoC) development. Our IP offerings target SoCs that address a wide range of application areas including IoT, test and measurement, high speed interfaces, communications, medical imaging, and sensor hubs. Omni Design Technologies, Inc. is a privately held company with offices in Milpitas, CA and Boston, MA. Omni Design was founded in 2015 by a team of semiconductor industry veterans, technologists, and experienced entrepreneurs with a successful track record of delivering high performance analog solutions that advance the state of the art.
Learn more about UCIe IP core
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
In keeping with a rapidly broadening portfolio of die-to-die connectivity solutions, Cadence has taped out its IP subsystem for 32GT/s UCIe solution on Samsung's 4nm (SF4X) process technology.
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Cadence announces that it has taped out its IP subsystem for the 32G UCIe advanced package on TSMC’s 3nm (N3P) process technology.
Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
Cadence has successfully demonstrated first-pass silicon success of its UCIe™ standard package IP on Samsung Foundry's 5nm automotive process. This milestone underscores Cadence's commitment to delivering high-performance, automotive-grade IP solutions that meet the stringent requirements of next-generation automotive and high-performance computing applications.
40G UCIe IP Advantages for AI Applications
For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.
Frequently asked questions about UCIe IP cores
What is UCIe TX Interface?
UCIe TX Interface is a UCIe IP core from Omni Design Technologies, Inc. listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this UCIe?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.