Vendor: Digital Core Design Category: I2C / I3C

MIPI I3C Target Device

Smart connectivity for mobile, IoT, and automotive innovation The DI3CS device is an I3C Target that complies with the MIPI® Alli…

Overview

Smart connectivity for mobile, IoT, and automotive innovation

The DI3CS device is an I3C Target that complies with the MIPI® Alliance I3C Basic Specification. As an I3C Target Controller, it is a peripheral device designed to communicate with an I3C Master over the I3C bus. I3C, or Improved Inter-Integrated Circuit, provides an advanced, high-speed communication protocol that builds on I2C’s legacy while offering improvements in speed, power efficiency, and scalability.

The DI3CS device implements all the required functions defined by the I3C Basic specification and several optional features. It is designed for ease of integration and efficient operation in systems with other I3C devices. Implemented features includes handling of Single Data Rate (SDR), Double Data Rate (DDR), Dynamic Address Assignment, In-Band Interrupt (IBI) generation, Hot-Join generation, Common Command Codes execution, Error Detection and Target Reset functionality.

The DI3CS device, as an I3C Target, is designed to deliver high-speed, low-power, and reliable communication in systems that use the I3C protocol. By implementing all functions as defined in the MIPI I3C Basic Specification, DI3CS is ideal for integration into modern embedded systems, sensors, and other peripheral devices. Its support for dynamic addressing, in-band interrupts, high data rates, and backward compatibility with I2C ensures versatility and future-proof performance.

Key features

  • MIPI I3C Basic Specification v1.2 compiliance
  • Native 32-bit CPU Interface
  • Optional CPU interface wrappers (APB, AHB, AXI)
  • Legacy I2C communication with 7-bit Static Address
  • I3C Single Data Rate (SDR) mode
  • Double Data Rate (DDR) suport
  • Dynamic Adress Assigment (DAA) supprot
  • Common Command Codes (CCC) execution
  • In-Band Interrupts (IBI) suport
  • Hot-Join (HJ) support
  • Target Reset mechanism supprot
  • TE0-TE6 Errors detection and recovery (SDR)
  • Frame, parity, CRC, data errors detection and recovery (DDR)
  • Configurable Asynchronous RX FIFO
  • Configurable Asynchronous TX FIFO
  • Masked interrupts

Block Diagram

What’s Included?

  • HDL Source Code
  • Testbench environment
    • Automatic Simulation macros
    • Tests with reference responses
  • Synthesis scripts
  • Technical documentation
  • 12 months of technical support

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
DI3CS
Vendor
Digital Core Design
Type
Silicon IP

Provider

Digital Core Design
HQ: Poland
Founded in 1999, Digital Core Design is a global leader in IP core development, specializing in microprocessor, microcontroller, and communication solutions. With a portfolio of over 100 IP cores, DCD continues to drive innovation in embedded systems, providing cutting-edge solutions for automotive, industrial, IoT, and security applications.

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is MIPI I3C Target Device?

MIPI I3C Target Device is a I2C / I3C IP core from Digital Core Design listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP