Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
Silicon Storage Technology, Inc.
Category:
SRAM
memBrain™ Tile
Key features
- Multiplication happens through cell operation characteristics
- Summation happens along the word or bit line depending on configuration
- Multiple "Tiles" can be connected to support a large neural system
- Example tile full frame cycle time 10-30 us
- Depends on D-A and A-D power
- Energy is 0.3pJ per MAC with D/A+A/D @ 30 us frame cycle time
- Area with D to A input and A to D output blocks = 0.48 mm^2 on 40 nm (512×512 tile available, other Tiles in development)
Block Diagram
memBrain™ Tile block diagram
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
memBrain™ Tile
Vendor
Silicon Storage Technology, Inc.
Type
Silicon IP
Provider
Silicon Storage Technology, Inc.
HQ:
USA
Silicon Storage Technology, Inc. (SST), is the creator of SuperFlash® technology, an innovative, highly reliable and versatile type of NOR Flash memory. SST is a wholly owned subsidiary of Microchip Technology Inc. and focuses on licensing embedded NonVolatile Memory (NVM)technology to foundries, Integrated Device Manufacturers (IDMs) and fabless- semiconductor companies for a growing number of applications in the automotive, secure smart card, Internet of Things (IoT), Artificial Intelligence (AI), industrial and consumer markets.
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is memBrain™ Tile?
memBrain™ Tile is a SRAM IP core from Silicon Storage Technology, Inc. listed on Semi IP Hub.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.