Vendor: SmartDV Technologies Category: LPDDR

LPDDR4 Assertion IP

LPDDR4 Assertion IP provides an efficient and smart way to verify the LPDDR4 designs quickly without a testbench.

Contact Provider Request Datasheet

Overview

LPDDR4 Assertion IP provides an efficient and smart way to verify the LPDDR4 designs quickly without a testbench. The SmartDV's LPDDR4 Assertion IP is fully compliant with standard LPDDR4 Specification.

LPDDR4 Assertion IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

LPDDR4 Assertion IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Specification Compliance
    • Supports 100% of LPDDR4 protocol standard JESD209-4, JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4D, JESD209-4X and JESD209-4Y(Proposed).
    • Supports all the LPDDR4 commands as per the specs.
    • Quickly validates the implementation of the LPDDR4 standard JESD209-4,JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4D, JESD209-4X and JESD209-4Y (Proposed).
    • Supports for all mode registers programming.
    • Supports for Programmable READ/WRITE Latency timings.
    • Supports for both 16 and 32 Programmable burst lengths.
    • Supports for the following Burst Type,
    • Sequential
    • Supports for Burst sequence.
    • Checks for following
    • Check-points include power up,initialization and power off rules,
    • State based rules, Active Command rules,
    • Read/Write Command rules etc.
    • All timing violations.
    • Supports for Write data mask and data strobe features.
    • Supports for Write and Read DBI.
    • Supports for Write leveling.
    • Supports for CA training.
    • Supports for ODT(On-Die Termination) features.
    • Supports for ZQ Calibration commands.
    • Supports for DQ Calibration.
    • Supports for DQ Vref training.
    • Supports for Byte mode.
    • Supports for Power Down features.
    • Supports for Self refresh.
    • Supports for Refresh management.
    • Supports for all types of timing and protocol violation detection.
    • Supports for full-timing as well as behavioral versions in one model.
    • Supports for all timing delay ranges in one model: min, typical and max.
    • Protocol checker fully compliant with LPDDR4 Specification JESD209-4, JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4D, JESD209-4X and JESD209-4Y (Proposed).
    • Constantly monitors LPDDR4 behavior
  • Assertion IP features
    • Assertion IP includes:
    • System Verilog assertions
    • System Verilog assumptions
    • System Verilog cover properties
    • Synthesizable Verilog Auxiliary code
    • Support Master mode, Slave mode, Monitor mode and Constraint mode.
    • Supports Simulation mode (stimulus from SmartDV LPDDR4 VIP) and Formal mode (stimulus from Formal tool).
    • Rich set of parameters to configure LPDDR4 Assertion IP functionality.

Block Diagram

LPDDR4 AIP block diagram

Benefits

  • Runs in every major formal and simulation environment.

What’s Included?

  • Detailed documentation of Assertion IP usage.
  • Documentation also contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
LPDDR4 AIP
Vendor
SmartDV Technologies

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about LPDDR IP core

LPDDR flash: A memory optimized for automotive systems

Next-generation automotive systems are advancing beyond the limits of currently available technologies. The addition of advanced driver assistance systems (ADAS) and other advanced features requires greater processing power and increased connectivity throughout the vehicle.

SOCAMM: Modernizing Data Center Memory with LPDDR6/5X

Small Outline Compression-Attached Memory Module (SOCAMM) has made its way into the data center as an alternative to external CPU memory, due to its high performance, low power, memory capacity, and scalability.

Frequently asked questions about LPDDR IP

What is LPDDR4 Assertion IP?

LPDDR4 Assertion IP is a LPDDR IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this LPDDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LPDDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP